Displaying interconnects having an appearance indicating...

Details Displaying interconnects having an appearance indicating... Displaying interconnects having an appearance indicating...

2011-08-23

2011-08-23

Broome, Said (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphics processing

Graph generating

C345S418000

Reexamination Certificate

active

08004525

ABSTRACT:
A method for determining a depth ordering between two planes in a 3D workspace of an application is provided. The method includes projecting vectors from a reference position through points of interest on the planes, determining corresponding points on the other plane, determining a number of points of interest on a first plane having a depth lower than its corresponding point and a number of points of interest on a second plane having a depth lower than its corresponding point, and setting the depth ordering based on these numbers. A method for displaying interconnects between nodes of a tree displayed in an application is provided. A node represents a multimedia item or a function and an interconnect represents data passed between two nodes. The method includes displaying an interconnect in the tree having an appearance indicating at least one characteristic of the data being passed between two nodes.

REFERENCES:
patent: 5511157 (1996-04-01), Wang
patent: 5515490 (1996-05-01), Buchanan et al.
patent: 5625660 (1997-04-01), Tuy
patent: 5680530 (1997-10-01), Selfridge et al.
patent: 5734384 (1998-03-01), Yanof et al.
patent: 5835693 (1998-11-01), Lynch et al.
patent: 5861889 (1999-01-01), Wallace et al.
patent: 6018348 (2000-01-01), Sprague
patent: 6061062 (2000-05-01), Venolia
patent: 6072497 (2000-06-01), Lichtenbelt et al.
patent: 6169550 (2001-01-01), Jain
patent: 6237006 (2001-05-01), Weinberg et al.
patent: 6353677 (2002-03-01), Pfister et al.
patent: 6466207 (2002-10-01), Gortler et al.
patent: 6487565 (2002-11-01), Schechter et al.
patent: 7020853 (2006-03-01), Skoll et al.
patent: 7298370 (2007-11-01), Middler et al.
patent: 7782317 (2010-08-01), Middler
patent: 2003/0034968 (2003-02-01), Abramov et al.
patent: 2003/0218634 (2003-11-01), Kuchinsky et al.
patent: 2003/0235344 (2003-12-01), Kang et al.
patent: 2004/0125103 (2004-07-01), Kaufman et al.
patent: 2004/0174360 (2004-09-01), Deering et al.
patent: 2005/0128210 (2005-06-01), Berger
patent: 2005/0209831 (2005-09-01), Jungreis et al.
patent: 2005/0219239 (2005-10-01), Mashitani et al.
patent: 2005/0280647 (2005-12-01), Wang et al.
patent: 2006/0202941 (2006-09-01), Morein et al.
patent: 2007/0285418 (2007-12-01), Middler et al.
patent: 2009/0058806 (2009-03-01), Middler et al.
Foley, James D., “The z-Buffer Algorithm”, “List-Priority Algorithms”, and “The Depth-Sort-Algorithm”, (BOOK)—Computer Graphics Principles and Practice, 2ndEdition in C, (1997) pp. 668-675.
U.S. Appl. No. 11/107,329, filed Apr. 16, 2005, Middler, Mitchell et al.
Restriction Requirement of U.S. Appl. No. 11/107,329, mailing date May 14, 2008, Middler, Mitchell, et al.
U.S. Appl. No. 12/229,426, filed Aug. 21, 2008, Middler et al.
Restriction Requirement of U.S. Appl. No. 11/107,328, mailing date Feb. 22, 2007, Middler, et al.
Notice of Allowance of U.S. Appl. No. 11/107,328, mailing date May 4, 2007, Middler, et al.
Non-Final Office Action of U.S. Appl. No. 11/844,984, mailing date Jun. 10, 2008, Middler, et al.
Non-Final Office Action of U.S. Appl. No. 11/107,329, filed Oct. 27, 2008, Middler, Mitchell Scott et al.
Portions of prosecution history of U.S. Appl. No. 11/107,329, filed Dec. 4, 2009, Middler, Mitchell Scott, et al.
Portions of prosecution history of U.S. Appl. No. 12/229,426, filed Nov. 24, 2008, Middler, Mitchell Scott, et al.
Portions of prosecution history of U.S. Appl. No. 11/107,328, filed Aug. 6, 2007, Middler, Mitchell Scott, et al.
Portions of prosecution history of U.S. Appl. No. 11/844,984, filed Nov. 25, 2009, Middler, Mitchell Scott, et al.
Updated portions of prosecution history of U.S. Appl. No. 11/107,329, filed May 17, 2010, Middler, Mitchell Scott, et al.
Shade, Jonathan, et al., “Layered Depth Images”, International Conference on Computer Graphics and Interactive Techniques archive Proceedings of the 25th annual conference on Computer graphics and interactive techniques, Jul. 19-24, 1998, pp. 231-242, Orlando, FL.
Updated portions of prosecution history of U.S. Appl. No. 11/844,984, filed Feb. 24, 2010, Middler, Mitchell Scott, et al.
Updated portions of prosecution history of U.S. Appl. No. 11/107,329, filed Aug. 3, 2010, Middler, Mitchell Scott, et al.
Updated portions of prosecution history of U.S. Appl. No. 11/844,984, filed May 24, 2010, Middler, Mitchell Scott.

Affiliated with

Also associated with

Rating

Displaying interconnects having an appearance indicating... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Displaying interconnects having an appearance indicating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Displaying interconnects having an appearance indicating... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2776658