Computer graphics processing and selective visual display system – Plural display systems
Reexamination Certificate
2000-11-10
2002-12-24
Shalwala, Bipin (Department: 2673)
Computer graphics processing and selective visual display system
Plural display systems
C345S036000, C345S055000, C345S076000, C345S077000, C345S084000, C345S087000, C345S100000, C349S073000, C349S074000, C349S153000
Reexamination Certificate
active
06498592
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention concerns electronic display devices and, in particular, large-area display devices which are formed as an array of tiled display devices.
There is an unmet need for large-area flat displays. No clear solution is apparent in the market place. This unmet need is becoming increasingly critical as the advancement of information results in increasing amounts of data to be displayed. A solution for large-area displays is needed to serve as the human interface for conveying information from sensors, computers, databases, cameras etc. in this information dominated age. Many critical applications demand large-area displays, these include:
Home theater applications
Applications that require multiple viewers
Applications in which the user needs to move about in an area
Applications where simulation of the real world is needed for training.
The requirements for each application differ in size, shape, total number of picture elements (pixels), and brightness. Requirements that are common to most applications include, a relatively large number of pixels, color, ruggedness, portability (minimum thickness and weight), reliability, low power, and affordable cost. A good display solution does not exist for these needs using present technology.
There are fundamental technical issues that impose scaling-laws and limit the complexity and size of displays that can be manufactured. These fundamental limitations are one reason why a technical solution that meets the need for large-area displays has not been achieved.
One measure of the complexity of a display device is its total number of pixels. The evolution of display technology has made newer and more complex pixel formats possible—such as VGA, SVGA, XGA, and SXGA. Increased complexity typically is accompanied by added costs. The underlying cause of this empirical complexity law is yield losses caused by random material or particle defects. These defects cause manufacturing yields to diminish as the number of pixels in the display increases.
One measure of the size of the display is its area. Costs increase exponentially with size. Each technology, LCD, PDP, EL, etc., has its own limit on maximum size. The underlying technical cause of this empirical relationship is tolerance. It is desirable to hold tight tolerances in manufacturing displays because, as the size increases, the effects of thermal expansion, humidity, residual stresses, and physical sag become more important.
Building a large-area display out of smaller tiles has been recognized as a desirable solution. Tiling is an approach that provides great flexibility for size and shape. Tiling is not subject to many of the problems that limit the size of monolithic display technologies. The complexity law does not apply because, depending on the size of the tile, the basic unit of manufacture in tiled displays is less complex than a large, monolithic multi-pixel display. The size law is not a limiting factor because the basic unit of manufacture is relatively small. Tiled displays obey a scaling-law which is not exponential but linear with display area. This fundamentally different scaling behavior is one advantage of tile technology. It makes these displays possible and reduces manufacturing costs.
No practical tiled display system has yet been developed (video walls formed by abutting conventional CRT displays are not considered tiled because of their wide separations between adjacent displays). What has been missing is a fabrication technology that allows a display to be constructed so that pixels can be brought up to the very edge (actually, within ½ pixel spacing period of the edge), while at the same time allowing for electronics to address each tile, even those tiles completely surrounded by other tiles. Two barriers to implementing the tiled approach have been: 1) eliminating the visibility of the seams between tiles, and 2) providing electrical access to the pixels.
One type of tiled display is disclosed in U.S. Pat. No. 5,644,327 entitled TESSELLATED ELECTROLUMINESCENT DISPLAY HAVING A MULTILAYER CERAMIC SUBSTRATE to Onyskevych et al., which is incorporated herein by reference for its teaching on tiled displays. This patent describes an electroluminescent display and a combination field emissive and electroluminescent display which are formed as tiles that may be joined together to provide a large-area display device. The exemplary tiles are formed using low-temperature co-fired ceramic and metal (LTCCM) structures consisting of multiple layers of ceramic circuit-board material laminated to a metal core.
Driving circuitry for the displays is mounted on the back of the structures and vias are passed through the structure from the back to the front in order to make connection with the pixel electrodes on the front of the display device. In addition, connections are made on a pixel-by-pixel basis or for a small group of pixels. Thus, a display device according to the referenced patent may need a relatively large number of vias. The described tiles include connectors at their edges through which multiple tiles may be interconnected.
SUMMARY OF THE INVENTION
The present invention is embodied in an improved tiled display structure. According to one aspect of the invention, tiles of the display are fabricated on a single substrate.
According to another aspect of the invention, electronic components are coupled to circuit boards using exceptionally long leads to assist in thermal management of tiles.
According to another aspect of the invention, each tile includes a fin structure on the circuit board surface of its substrate. Electronic components are coupled to these fin structures to assist in thermal management.
According to yet another aspect of the invention, each tile includes a flexible circuit board on the circuit board side of its substrate. Electronic components are coupled to these flexible circuit boards to assist in thermal management.
REFERENCES:
patent: 3828215 (1974-08-01), Bilsback
patent: 3855499 (1974-12-01), Yamada et al.
patent: 4006383 (1977-02-01), Luo et al.
patent: 4155030 (1979-05-01), Chang
patent: 4206460 (1980-06-01), Yasuda et al.
patent: 4266223 (1981-05-01), Frame
patent: 4368467 (1983-01-01), Unotoro et al.
patent: 4471263 (1984-09-01), Harvey
patent: 4508990 (1985-04-01), Essinger
patent: 4528480 (1985-07-01), Unagami et al.
patent: 4554485 (1985-11-01), Yamada
patent: 4603280 (1986-07-01), Pankove
patent: 4613793 (1986-09-01), Panicker et al.
patent: 4713579 (1987-12-01), Miura
patent: 4757235 (1988-07-01), Nunomura et al.
patent: 4792500 (1988-12-01), Kojima
patent: 4818914 (1989-04-01), Brodie
patent: 4843280 (1989-06-01), Lumbard et al.
patent: 4908539 (1990-03-01), Meyer
patent: 5075595 (1991-12-01), Kane
patent: 5095248 (1992-03-01), Sato
patent: 5099301 (1992-03-01), Kikinis
patent: 5153483 (1992-10-01), Kishino et al.
patent: 5156924 (1992-10-01), Taniguchi et al.
patent: 5179316 (1993-01-01), Kellam
patent: 5206749 (1993-04-01), Zavracky et al.
patent: 5256469 (1993-10-01), Cherukuri et al.
patent: 5260698 (1993-11-01), Munetsugu et al.
patent: 5277724 (1994-01-01), Prabhu
patent: 5281805 (1994-01-01), Sauer
patent: 5283500 (1994-02-01), Kochanski
patent: 5302966 (1994-04-01), Stewart
patent: 5317236 (1994-05-01), Zavracky et al.
patent: 5336879 (1994-08-01), Sauer
patent: 5347201 (1994-09-01), Liang et al.
patent: 5347292 (1994-09-01), Ge et al.
patent: 5371434 (1994-12-01), Rawlings
patent: 5378963 (1995-01-01), Ikeda
patent: 5384517 (1995-01-01), Uno
patent: 5402041 (1995-03-01), Kishino et al.
patent: 5534743 (1996-07-01), Jones et al.
patent: 5644327 (1997-07-01), Onyskevych et al.
patent: 5661531 (1997-08-01), Greene et al.
patent: 5668569 (1997-09-01), Greene et al.
patent: 5694155 (1997-12-01), Stapleton et al.
patent: 5703394 (1997-12-01), Wei et al.
patent: 5739545 (1998-04-01), Guha et al.
patent: 5739800 (1998-04-01), Lebby et al.
patent: 5745093 (1998-04-01), Tsuzuki et al.
patent: 5764209 (1998-06-01), Hawthorne et al.
patent: 5771039 (1998-06-01), Ditzik
patent: 5796375 (19
Burke W. J.
Kovalick Vincent E.
Sarnoff Corp.
Shalwala Bipin
LandOfFree
Display tile structure using organic light emitting materials does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display tile structure using organic light emitting materials, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display tile structure using organic light emitting materials will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2946687