Display device comprising a delaying circuit to retard signal vo

Communications: electrical – Land vehicle alarms or indicators – Internal alarm or indicator responsive to a condition of the...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340713, 340814, G02F 113

Patent

active

047508132

ABSTRACT:
A display device consisting of a plurality of scanning electrodes, a plurality of signal electrodes, a driving circuit feeding these electrodes with a scanning voltage and a signal voltage applied thereto, display elements having a pair of electrodes opposite to each other, which are disposed on the intersecting portion of the signal electrodes with the scanning electrodes, and switching elements controlling the feeding of one of the electrodes with the signal voltage, depending on the scanning voltage, comprises further a delaying circuit, which retards the timing of applying the signal voltage applied to a part of the signal electrodes, which are distant from the input terminal of the scanning voltage, with respect to the timing of applying the scanning voltage applied to the scanning electrodes.

REFERENCES:
patent: 3716658 (1973-02-01), Rackman
patent: 3891307 (1975-06-01), Tsukamoto et al.
patent: 4041481 (1977-08-01), Sato
patent: 4142181 (1979-02-01), Moricca et al.
patent: 4427979 (1984-01-01), Clerc et al.
patent: 4649383 (1987-03-01), Takeda et al.
National Meeting of the Television Society of Japan, (1983), pp. 121-122.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Display device comprising a delaying circuit to retard signal vo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Display device comprising a delaying circuit to retard signal vo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display device comprising a delaying circuit to retard signal vo will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-502014

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.