Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2009-06-16
2011-11-22
Thai, Luan C (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S069000, C257S040000, C257SE21414, C257SE29294
Reexamination Certificate
active
08063405
ABSTRACT:
A display device includes source/drain electrodes on a substrate, a pixel electrode, an insulating partition wall layer, a channel-region semiconductor layer. The source/drain electrodes and the pixel electrode are formed on the substrate and in contact with each other. The insulating partition wall layer is formed on the substrate and provided with a first opening extending to between the source electrode and the drain electrode and a second opening formed on the pixel electrode and extending to the pixel electrode. The channel-region semiconductor layer is formed on the bottom of the first opening. The insulating film is formed on the partition wall layer so as to cover the first opening including the channel-region semiconductor layer. The oriented film covers the first opening from above the insulating film and the second opening from the pixel electrode.
REFERENCES:
patent: 6300988 (2001-10-01), Ishihara
patent: 6613614 (2003-09-01), Yamazaki et al.
patent: 6683666 (2004-01-01), Jang
patent: 6774969 (2004-08-01), Ma et al.
patent: 7015502 (2006-03-01), Arai et al.
patent: 7223641 (2007-05-01), Maekawa
patent: 7332432 (2008-02-01), Nakamura et al.
patent: 7470604 (2008-12-01), Fujii
patent: 7674650 (2010-03-01), Akimoto et al.
patent: 7738055 (2010-06-01), Egi et al.
patent: 7767595 (2010-08-01), Tanaka et al.
patent: 2005/0163938 (2005-07-01), Yamazaki et al.
patent: 2000-269504 (2000-09-01), None
patent: 2002-269504 (2002-09-01), None
patent: 2007-036259 (2007-02-01), None
patent: WO2007148601 (2007-12-01), None
Japanese Patent Office Action corresponding to Japanese Serial No. 2008-157489 dated Apr. 20, 2010.
European Search Report corresponding to European Serial No. 09007890.8 dated Sep. 11, 2009.
DeVusser, S. ; “Integrated Shadow Mask Method for Patterning Small Molecule Organic Semiconductors”; Applied Physics Letters, AIPR American Institute of Physics; vol. 88, No. 10; dated Mar. 7, 2006.
SNR Denton US LLP
Sony Corporation
Thai Luan C
LandOfFree
Display device and manufacturing method thereof, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display device and manufacturing method thereof, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display device and manufacturing method thereof, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4306738