Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2007-09-11
2011-11-08
Mengistu, Amare (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
Reexamination Certificate
active
08054279
ABSTRACT:
To suppress fluctuation in the threshold voltage of a transistor, to reduce the number of connections of a display panel and a driver IC, to achieve reduction in power consumption of a display device, and to achieve increase in size and high definition of the display device. A gate electrode of a transistor which easily deteriorates is connected to a wiring to which a high potential is supplied through a first switching transistor and a wiring to which a low potential is supplied through a second switching transistor; a clock signal is input to a gate electrode of the first switching transistor; and an inverted clock signal is input to a gate electrode of the second switching transistor. Thus, the high potential and the low potential are alternately applied to the gate electrode of the transistor which easily deteriorates.
REFERENCES:
patent: 5631940 (1997-05-01), Fujikura
patent: 5648790 (1997-07-01), Lee
patent: 5666288 (1997-09-01), Jones et al.
patent: 5812284 (1998-09-01), Mizutani et al.
patent: 5907357 (1999-05-01), Maki
patent: 6144466 (2000-11-01), Mizutani et al.
patent: 6278295 (2001-08-01), Lovett
patent: 6667506 (2003-12-01), Reedy et al.
patent: 7106292 (2006-09-01), Moon
patent: 2003/0100160 (2003-05-01), Gudesen
patent: 2005/0185752 (2005-08-01), Sasaki et al.
patent: 2005/0200392 (2005-09-01), Cho et al.
patent: 2005/0220262 (2005-10-01), Moon
patent: 2005/0264514 (2005-12-01), Kim et al.
patent: 2005/0285840 (2005-12-01), Jang et al.
patent: 2006/0256066 (2006-11-01), Moon
patent: 2008/0079001 (2008-04-01), Umezaki et al.
patent: 0 535 569 (1993-04-01), None
patent: 0 734 026 (1996-09-01), None
patent: 2004-157508 (2004-06-01), None
Soo Young Yoon et al.; “P-172:Late-News Poster: Highly Stable Integrated Gate Driver Circuit using a-Si TFT with Dual Pull-down Structure”;SID 05 Digest; vol. XXXVI, pp. 348-351; 2005.
Binn Kim et al,; “a-Si Gate Driver Integration with Time Shared Data Driving”;IDW/AD '05; vol. XXXXVI, pp. 1073-1076; 2005.
Mindoo Chun et al.; “Integrated Gate Driver Using Highly Stable a-Si TFT's”;IDW/AD '05; vol. XXXVI, pp. 1077-1080; 2005.
Chun-Ching Wei et al.; “Integrated Gate Driver Circuit Using a-Si TFT”;IDW/AD '05; vol. XXXVI, pp. 1023-1026; 2005.
Yong Ho Jang et al.; “P-5: A-Si TFT Integrated Gate Driver with AC-driven Single Pull-down Structure”;SID 06 Digest; vol. XXXVII, pp. 208-211; 2006.
Jin Young Choi et al.; “P-218L:Late-News Poster: A Compact and Cost-efficient TFT-LCD through the Triple-Gate Pixel Structure”;SID 06 Digest; vol. XXXVII, pp. 274-276; 2006.
YongSoon Lee et al.; “16.2 Advanced TFT-LCD Data Line Reduction Method”;SID 06 Digest; vol. XXXVII, pp. 1083-1086; 2006.
Search Report (European Patent Application No. 07017777.9) dated Jul. 17, 2009.
Miyake Hiroyuki
Umezaki Atsushi
Fish & Richardson P.C.
Mengistu Amare
Semiconductor Energy Laboratory Co,. Ltd.
Xavier Antonio
LandOfFree
Display device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4307399