Display controller capable of accessing an external memory for g

Details Display controller capable of accessing an external memory for g Display controller capable of accessing an external memory for g

1995-05-26

1999-05-04

Hjerpe, Richard

Computer graphics processing and selective visual display system

Computer graphic processing system

Integrated circuit

345508, 345513, 345516, 345 89, 345148, G06F 1300

Patent

active

059008865

ABSTRACT:
A display controller includes a data bus interface which transfers data to the display controller from external sources. A modulation data register coupled to the data bus interface receives a first quantity of modulation data through the data bus interface. A decoder coupled to the modulation data register receives the first quantity of modulation data and decodes graphics data according to the first quantity of modulation data in order to generate display data. A modulation data address counter counts quantities of modulation data that are transferred through the data bus interface and generates a load modulation data signal when a preprogrammed total quantity of modulation data has been transferred through the data bus interface. A method used by a display controller of accessing modulation data from an external memory is also disclosed.

REFERENCES:
patent: 3873815 (1975-03-01), Summers
patent: 4287805 (1981-09-01), Gross
patent: 4642789 (1987-02-01), Lavelle
patent: 4642794 (1987-02-01), Lavelle et al.
patent: 4799053 (1989-01-01), Aken et al.
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 5027330 (1991-06-01), Miller
patent: 5084841 (1992-01-01), Williams et al.
patent: 5172108 (1992-12-01), Wakabayashi et al.
patent: 5185602 (1993-02-01), Bassetti, Jr. et al.
patent: 5187578 (1993-02-01), Kohgami et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5196839 (1993-03-01), Johary et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5206635 (1993-04-01), Inuzuka et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5254981 (1993-10-01), Disanto et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5278956 (1994-01-01), Thomsen et al.
patent: 5293468 (1994-03-01), Nye et al.
patent: 5307056 (1994-04-01), Urbanus
patent: 5335322 (1994-08-01), Mattison
patent: 5379399 (1995-01-01), Conway-Jones et al.
patent: 5389948 (1995-02-01), Liu
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5430838 (1995-07-01), Kuno et al.
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5530458 (1996-06-01), Wakasu
patent: 5534889 (1996-07-01), Reents et al.
patent: 5537128 (1996-07-01), Keene et al.
patent: 5557733 (1996-09-01), Hicok et al.
patent: 5581280 (1996-12-01), Reinert et al.
patent: 5617118 (1997-04-01), Thompson
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., "Feedback Shift-Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80.times.86 Architecture and Programming, Volume II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
"8237A High Performance Programmable DMA Controller (8237A, 8237A-4, 8237A-5)", Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
PowerPC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.

Affiliated with

Also associated with

Rating

Display controller capable of accessing an external memory for g does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Display controller capable of accessing an external memory for g, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display controller capable of accessing an external memory for g will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1872985