Disk array controller having internal protocol for sending addre

Details Disk array controller having internal protocol for sending addre Disk array controller having internal protocol for sending addre

1994-06-20

1995-11-21

Lee, Thomas C.

Boots, shoes, and leggings

395894, 395854, 395290, 3642304, 36424231, 3642707, 364DIG1, G06F 722

Patent

active

054695481

ABSTRACT:
A disk array controller board which utilizes an EISA bus master which is a slave on its internal data bus to allow an advanced drive array controller chip (ADAC) to operate as a master. The ADAC is connected to transfer buffer RAM. The protocol of the internal data bus provides for a cycle to load a host memory address into the bus slave, to provide transfer count information and slave specific information and for a series of data transfer cycles. The local processor is connected to the EISA bus master and the ADAC to control operations and to provide certain information. The ADAC is controlled by structures referred to as command descriptor blocks (CDBs). Each CDB includes information which describes the various addresses, control bits and functional bits used by the ADAC to perform its transfer operations. The local processor directly writes and deposits data forming a CDB into the transfer buffer RAM. The ADAC obtains the CDB, loads the data into registers and then performs operations according to the information contained in these registers until a transfer is done. The ADAC itself performs operations, including automatic stripe scattering and gathering to develop contiguous host memory fields from striped array data. A series of CDBs can be chained so that a complex series of tasks can be developed. In one variation a string of CDBs is developed to transfer data but some data is transferred to the bit bucket, while other data is actually transferred.

REFERENCES:
patent: 4200928 (1980-04-01), Allan et al.
patent: 4667286 (1987-05-01), Young et al.
patent: 4775978 (1988-10-01), Hartness
patent: 4888691 (1989-12-01), George et al.
patent: 4942579 (1990-07-01), Goodlander et al.
patent: 4993030 (1991-02-01), Krakauer et al.
patent: 5088081 (1992-02-01), Farr
patent: 5124987 (1992-06-01), Milligan et al.
patent: 5140592 (1992-08-01), Idleman et al.
patent: 5148432 (1992-09-01), Gordon et al.
patent: 5166936 (1992-11-01), Ewert et al.
patent: 5195100 (1993-03-01), Katz et al.
patent: 5206943 (1993-04-01), Callison et al.
patent: 5249279 (1993-09-01), Schmenk et al.
Fujitsu Microelectronics Inc., SCSI Protocol Controller Specification, pp. 1-114, May 23, 1991.
Ciprico, Inc., Rimfire 6600 Parallel Disk Array Controller Data Sheets, Sep. 8, 1989.
David A. Patterson, et al., "A Case for Redundant Arrays of Inexpensive Disks (Raid)," Dec. 1987, pp. 1-24.
Intel Corporation, 82355 Bus Master Interface Controller (BMIC) Specification, pp. 1-703 to 1-903, Sep. 1991.

Affiliated with

Also associated with

Rating

Disk array controller having internal protocol for sending addre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Disk array controller having internal protocol for sending addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Disk array controller having internal protocol for sending addre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1144887