Discrete increment signal processing system using parallel branc

Details Discrete increment signal processing system using parallel branc Discrete increment signal processing system using parallel branc

1989-07-11

1992-08-04

LaRoche, Eugene R.

Wave transmission lines and networks

Coupling networks

Delay lines including a lumped parameter

333164, H03H 1120

Patent

active

051362651

ABSTRACT:
A parallel branched N-state design method is used for discrete increment signal processing systems, such as incremental phase shifters and attenuators. These systems are implemented using parallel branched signal processing networks, each with N parallel discrete increment branch circuits (i.e., without being restricted to binary-state networks). In comparison with conventional cascaded binary-state networks, the parallel branched N-state design achieves reduced complexity and insertion loss. An exemplary embodiment of a phase shift system providing 32 phase increments (or states) uses three cascaded phase shift networks--two quaternary-state networks (Quits 10, 20) and a single binary-state network (Bit 30). The most significant Quit (10) illustrates the N-state design, providing the four most significant phase states (reference, +90.degree., -180.degree., -90.degree.) using four switched-line branch circuits (100, 200, 300, 400), each controlled by two PIN diode control elements (D1A/D1B, D2A/D2B, D3A/D3B, D4A/D4B). A parallel branched N-state design for discrete increment systems minimizes insertion loss and complexity by minimizing the total number of cascaded networks, the total number of cascaded branch circuits and the total number of branch control elements.

REFERENCES:
patent: 3192530 (1965-06-01), Small
patent: 3276018 (1966-09-01), Butler
patent: 3295138 (1966-12-01), Nelson
patent: 3568097 (1971-03-01), Hyltin
patent: 4549152 (1985-10-01), Kumar
patent: 4586047 (1986-04-01), Inacker et al.
patent: 4649393 (1987-03-01), Rittenbach
patent: 4652883 (1987-03-01), Andricos

Affiliated with

Also associated with

Rating

Discrete increment signal processing system using parallel branc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Discrete increment signal processing system using parallel branc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Discrete increment signal processing system using parallel branc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-781086