Direct memory access unit for transferring data between processo

Details Direct memory access unit for transferring data between processo Direct memory access unit for transferring data between processo

1994-12-09

1997-05-27

Swann, Tod R.

395844, 395859, 395250, G06F 1517

Patent

active

056340990

ABSTRACT:
There is provided a Direct Access Memory Unit (DAu) that is associated with a remote processor module in a multi-processing system. The DAU performs Direct Memory Access (DMA) operations independently of a Central Processing Unit (CPU) in the remote processor module. The CPU requests a DMA by writing information relevant to the DMA to the remote processor's memory. The address of each control block is written to a circular queue, also in the remote processor's memory. The DAU determines if there are any control blocks to process and if so, the DAU will perform the DMA operation (reading data from or writing data to the memory of the host processor), all without the intervention of the CPU of the remote processor module. The CPU adds a new control block by loading its address in a location in the circular queue that is ahead of the circular queue location that the DAU is processing. The CPU can abort a pending DMA request during DAU operations by setting a skip bit in the control block. Upon the completion of performing a DMA request, the DAU will set a complete bit in the control block in the remote processor's memory. An interrupt can also be sent to the CPU, wherein the CPU is advised that a DMA request has been completed. The data in a DMA operation is sent in bursts to a buffer located between two busses having different data transmission rates.

REFERENCES:
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4858112 (1989-08-01), Puerzer et al.
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4937736 (1990-06-01), Chang et al.
patent: 4965718 (1990-10-01), George et al.
patent: 4975828 (1990-12-01), Wishneusky et al.
patent: 5058110 (1991-10-01), Beach et al.
patent: 5093780 (1992-03-01), Sunahara
patent: 5146596 (1992-09-01), Whittaker et al.
patent: 5182800 (1993-01-01), Farrell et al.
patent: 5247671 (1993-09-01), Adkins et al.
patent: 5251303 (1993-10-01), Fogg, Jr. et al.
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5430844 (1995-07-01), Shitara et al.
patent: 5444853 (1995-08-01), Lentz
patent: 5448702 (1995-09-01), Garcia, Jr. et al.
patent: 5485594 (1996-01-01), Foster
patent: 5488724 (1996-01-01), Firoozmand
patent: 5513368 (1996-04-01), Garcia, Jr. et al.
patent: 5539897 (1996-07-01), Samanta et al.
patent: 5548791 (1996-08-01), Casper et al.
patent: 5555380 (1996-09-01), Suzuki
patent: 5557744 (1996-09-01), Kobayakawa et al.
patent: 5561816 (1996-10-01), Mitsuhira et al.
Takada, Hiroaki and Sakamura, Ken, "Implementation of Inter-processor Synchronizartion/Communication and Design Issues of ITRON-MP", TRON Project, 1991 Symposium, pp. 44-56, (IEEE Publications).
IBM Technical Disclosure Bulletin vol. 35, No. 6, Nov. 1992; Direct Memory Access Queue Mechanism for Sharing a Single Direct Memory Access Channel for Multiple Processor with Common Data Memory.

Affiliated with

Also associated with

Rating

Direct memory access unit for transferring data between processo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access unit for transferring data between processo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access unit for transferring data between processo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337018