Direct memory access scheme using memory with an integrated proc

Details Direct memory access scheme using memory with an integrated proc Direct memory access scheme using memory with an integrated proc

1993-04-20

1997-06-10

Kim, Matthew M.

395833, 395894, 395282, 39520007, G06F 1200, G06F 1328

Patent

active

056385307

ABSTRACT:
A method and system are provided for improved processing between a host computer (200) and process logic (170). Data instructions are stored at multiple memory locations of a memory (150). The data are processed in response to instructions by the process logic (170), which is integrated with the memory (150) within a single integrated circuit. The memory locations are directly accessible without bus arbitration by the external device coupled to the single integrated circuit through an external interface (180), which controls the processing speed of the process logic (170).

REFERENCES:
patent: 3648252 (1972-03-01), Thron et al.
patent: 3970997 (1976-07-01), Daly et al.
patent: 4296466 (1981-10-01), Guyer et al.
patent: 4313162 (1982-01-01), Baun et al.
patent: 4722051 (1988-01-01), Chattopadhya
patent: 4722070 (1988-01-01), Dye
patent: 4841133 (1989-06-01), Gercekci et al.
patent: 4888773 (1989-12-01), Arlington et al.
patent: 4905182 (1990-02-01), Fitch et al.
patent: 4968873 (1990-11-01), Dethloff et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 5025412 (1991-06-01), Dalrymple
patent: 5038025 (1991-08-01), Kodera
patent: 5077664 (1991-12-01), Taniai et al.
patent: 5097437 (1992-03-01), Larson
patent: 5125095 (1992-06-01), Nakazawa et al.
patent: 5164985 (1992-11-01), Nysen et al.
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5204663 (1993-04-01), Lee
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5241161 (1993-08-01), Zuta
patent: 5255371 (1993-10-01), Latimer et al.
patent: 5283883 (1994-02-01), Mishler
patent: 5291614 (1994-03-01), Baker et al.
patent: 5295255 (1994-03-01), Malecek et al.
patent: 5319751 (1994-06-01), Garney
patent: 5319789 (1994-06-01), Ehlia et al.
patent: 5321819 (1994-06-01), Szczepanek
patent: 5333293 (1994-07-01), Bonella
patent: 5349685 (1994-09-01), Houlberg
patent: 5379382 (1995-01-01), Work et al.
patent: 5404450 (1995-04-01), Szczepanek et al.
patent: 5412798 (1995-05-01), Garney
Gram-Reefer, Bill, AT&T to License PCMCIA Technology From Dr. Neuhaus, Business Wire (San Francisco, CA, US) s1, p1, Jun. 23, 1992.
Mano, Computer System Architecture, 2nd Edition, pp. 403-473, 1982).
Chips: Fujitsu in production with memory card controller IC; circuit offers single-chip solution, EDGE: Work-Group Computing Report, vol. 2, No. 71, p. 34(1). Sep. 30, 1991.
Belusevic et al., An 80 Mbytes/s data transfer and processing system, Nuclear Instruments & Methods in Physics Research, Section A, vol. A295, No. 3, pp. 391-399. Nov. 1, 1990.
Child, Dual-port designs help memory boards keep pace, Computer Design, vol. 29, No. 21, p. 131(6). Nov. 1, 1990.
Dual-ported bus structure with asynchronous DMA handshake, IBM Technical Disclosure Bulletin, vol. 28, No. 11, pp. 4782-4785. Apr. 1986.

Affiliated with

Also associated with

Rating

Direct memory access scheme using memory with an integrated proc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access scheme using memory with an integrated proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access scheme using memory with an integrated proc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-772455