Direct memory access controller with expedited error control

Details Direct memory access controller with expedited error control Direct memory access controller with expedited error control

1989-03-08

1991-10-08

Hecker, Stuart N.

Boots, shoes, and leggings

3642394, 3642405, 3642409, 3642412, 3642423, 36424231, 36424232, 36424233, 3642426, 364264, 3642651, G06F 1314, G06F 1100, G06F 1300

Patent

active

050560115

ABSTRACT:
A direct memory access (DMA) controller is adaptable to control a DMA which is independently made in a plurality of channels of a data processing apparatus, where the plurality of channels have predetermined priority sequences and the DMA controller includes a bus and terminal controller coupled to a system bus for obtaining a right to use the system bus responsive to a transfer request, an interrupt and slave controller coupled to the system bus for controlling an interrupt which is made to a central processing unit (CPU) when a data transfer ends for each of the plurality of channels and for controlling an access from the CPU, and an operation determination part for determining an operation of the DMA controller depending on the transfer request, whether or not the bus and terminal controller obtained the right to use the system bus and whether or not the access is made from the CPU. The slave and interrupt controller includes an interrupt controller for supplying to the CPU an interrupt of a channel in which an abnormal end of a data transfer has occurred with a priority over other channels in which a normal end of a data transfer has occurred regardless of the priority sequences of the plurality of channels.

REFERENCES:
patent: 3999163 (1976-12-01), Levy et al.
patent: 4293908 (1981-10-01), Bradley et al.
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4649470 (1987-03-01), Bernstein et al.
patent: 4688166 (1987-08-01), Schneider
patent: 4751634 (1988-06-01), Burrus, Jr. et al.
patent: 4760515 (1988-07-01), Malmquist et al.
patent: 4803622 (1989-02-01), Bain, Jr. et al.
patent: 4827409 (1989-05-01), Dickson
patent: 4831523 (1989-05-01), Lewis et al.
patent: 4884192 (1989-11-01), Terada et al.

Affiliated with

Also associated with

Rating

Direct memory access controller with expedited error control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access controller with expedited error control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller with expedited error control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-261907