Patent
1996-08-19
1997-11-25
Ray, Gopal C.
395842, 395559, 395427, G06F 1300, G06F 1328
Patent
active
056922167
ABSTRACT:
An improved DMA controller having programmable data transfer timings. Not only is the total cycle time programmable, but the active and inactive period of the cycle are also programmable. An active timing register and an inactive timing register are used in conjunction with a countdown timer to determine the active and inactive periods of the data transfer cycle. The active time period is loaded into the timer during the active phase, with the end of the active phase being indicated by the timer timing out. Next, the inactive time period is loaded into the timer, which similarly times out to indicate the end of the inactive phase of the data transfer cycle.
REFERENCES:
patent: 4600988 (1986-07-01), Tendulkar
patent: 5041962 (1991-08-01), Lunsford
patent: 5278968 (1994-01-01), Koumoto
patent: 5287471 (1994-02-01), Katayose
patent: 5333294 (1994-07-01), Schnell
patent: 5452432 (1995-09-01), Macachor
patent: 5471640 (1995-11-01), McBride
patent: 5481756 (1996-01-01), Kanno
82420/82430 PCISET, ISA and EISA Bridges, Intel Corp. pp. 17, 34, 142-148, 345, 453-462 (1993).
Peripheral Components, Intel Corp., pp. 3-14 to 3-50 (1993).
Intel 82258 Advanced Direct Memory Access Controller (ADMA), Intel Corp., pp. 1-59 (Nov. 1987).
Lester Robert Allan
Wolford Jeff W.
Compaq Computer Corporation
Ray Gopal C.
LandOfFree
Direct memory access controller having programmable timing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct memory access controller having programmable timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller having programmable timing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2116953