Direct memory access controller having programmable timing

Details Direct memory access controller having programmable timing Direct memory access controller having programmable timing

1997-03-12

1999-03-16

Dinh, Dung C.

G06F 1328

Patent

active

058840958

ABSTRACT:
An improved DMA controller having programmable data transfer timings. Not only is the total cycle time programmable, but the active and inactive period of the cycle are also programmable. An active timing register and an inactive timing register are used in conjunction with a countdown timer to determine the active and inactive periods of the data transfer cycle. The active time period is loaded into the timer during the active phase, with the end of the active phase being indicated by the timer timing out. Next, the inactive time period is loaded into the timer, which similarly times out to indicate the end of the inactive phase of the data transfer cycle.

REFERENCES:
patent: 5287471 (1994-02-01), Katayose et al.
patent: 5333294 (1994-07-01), Schnell
patent: 5452432 (1995-09-01), Macachor
patent: 5471640 (1995-11-01), McBride
patent: 5481756 (1996-01-01), Kanno
patent: 5603050 (1997-02-01), Wolford et al.
patent: 5692216 (1997-11-01), Wolford et al.

Affiliated with

Also associated with

Rating

Direct memory access controller having programmable timing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct memory access controller having programmable timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct memory access controller having programmable timing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-825967