Electrical computers and digital processing systems: processing – Byte-word rearranging – bit-field insertion or extraction,...
Reexamination Certificate
2004-05-17
2009-02-17
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Byte-word rearranging, bit-field insertion or extraction,...
C712S225000, C712S224000
Reexamination Certificate
active
07493481
ABSTRACT:
In some embodiments, the execution of load and store instructions for internal fields of data structures is accelerated by using on-chip template registers and appropriate machine code instructions. A load/store machine code instruction comprises an identifier of a memory address offset of an internal field word relative to a base address of the data structure, an identifier of an intra-word start bit of the internal field, and an identifier of an intra-word length of the internal field. The three identifiers may coincide, for example if the three identifiers are represented by an identity of a template register storing a template entry including the memory address offset, the start position, and the field length. The three identifiers may also be provided as part of a machine code instruction itself. Further provided are compilers, compiler methods, and hardware systems for implementing accelerated internal-field load and store operations.
REFERENCES:
patent: 5673321 (1997-09-01), Lee
patent: 5793954 (1998-08-01), Baker et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5995746 (1999-11-01), Sites et al.
patent: 6061783 (2000-05-01), Harriman
patent: 6151705 (2000-11-01), Santhanam
patent: 6308253 (2001-10-01), Gadre et al.
patent: 6314504 (2001-11-01), Dent
patent: 6330659 (2001-12-01), Poff et al.
patent: 6356951 (2002-03-01), Gentry, Jr.
patent: 6820195 (2004-11-01), Shepherd
patent: 6950922 (2005-09-01), Chung et al.
patent: 2001/0016901 (2001-08-01), Topham
patent: 2006/0294510 (2006-12-01), Hank et al.
John Hennessy and David Patterson; “Computer Architecture a quantitative approach”, third edition. pertinent pp. 97-99.
A. Murat Fiskiran and Ruby B. Lee “Performance impact of addressing modes on encryption algorithsm”.
Choy Kenneth Y
Kadiyala Suresh
Kizhepat Govind
Alrobaye Idriss N
Chan Eddie P
Law Office of Andrei D. Popovici, P.C.
NetXen, Inc.
LandOfFree
Direct hardware processing of internal data structure fields does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct hardware processing of internal data structure fields, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct hardware processing of internal data structure fields will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4130632