Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Patent
1997-09-19
1999-06-08
Mis, David
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
331 11, 331 14, 331 18, 331 25, 327156, 375376, H03L 708, H03L 7087
Patent
active
059107537
ABSTRACT:
A universal synchronizer for use in a variety of telecommunications systems based on direct digital phase synthesis (DDPS) include digital and analog PLLs. The synchronizer may be used for wireless, optical, or wireline transmission systems and for a wide ranges of data rates. Digital phase detectors are used in the digital PLLs for comparing the phase of the local clock f.sub.L with the phase of a respective digital reference clock, and provides a respective phase error signal. A digital phase synthesis unit receives the phase error signal and a target phase error and produces a first and a second set of control signals for driving an error driver. The error driver generates the control voltage for adjusting the frequency of a VCXO that is used for all PLLs, to lock the respective PLL. The first set of control signal generates the control voltage for the digital PLLs, and the second set of control signals generates the control voltage for the analog PLLs and for the acquisition mode of operation of all PLLs. The frequency and the width of the members of the first and second set of control signals are adjusted with a density width code, which is calculated for a target value and for the specific configuration of the synchronizer.
REFERENCES:
patent: 5670913 (1997-09-01), Garcia
Hartmann, Harro L. and Steiner, Erhard, "Synchronization Techniques For Digital Networks," IEEE Journal on Selected Areas in Communications, vol. SAC-4 No. 4 (Jul. 1986) pp. 506-513.
Goldsztein, Guillermo and Strogatz, Steven H., "Stability of Synchronization in Networks of Digital Phase-Locked Loops," International Journal of Bifurcation and Chaos, vol. 5, No. 4 (1995) pp. 983-990.
Kwan, Tom, Adams Robert, and Libert Robert, "A Stereo Multibit .SIGMA..increment. DAC With Asynchronous Master-Clock Interface," IEEE Journal of Solid-State Circuits, vol. 31, No. 12, (Dec. 1998) pp. 1881-1887.
Abeysekera, Saman S., "Optimum Stuff Threshold Modulation Schemes for Digital Transmission," Proceedings of ICASSP '94, IEEE International Conference on Acoustics, Speech and Signal Processing, vol. IV, pp. 169-172, (Apr. 1994).
Luan, Saihua and Mari, Shinsaku, "Delay and Jitter Property of Mutally Synchronized Network Using the Complete Digital PLLs," IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing, (Jun. 4-5, 1987) pp. 213-216.
"Implementation of a New Type of PLL Using High Performance DSP DSSP-1", S. Ono et al., IEEE/IECEJ/ASJ International Conference of Acoustics, Speech and Signal Processing, 1986, pp. 2195-2198.
Diaconescu Aprilia U.
Mis David
Northern Telecom Limited
LandOfFree
Direct digital phase synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct digital phase synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct digital phase synthesis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1685361