Oscillators – Combined with particular output coupling network
Reexamination Certificate
2008-08-25
2010-11-23
Mis, David (Department: 2817)
Oscillators
Combined with particular output coupling network
C331S00100A, C331S016000, C331S044000, C331S176000, C327S117000, C327S156000
Reexamination Certificate
active
07839225
ABSTRACT:
A clock synthesis circuit includes a delta sigma modulator that receives a divide ratio and generates an integer portion and a digital quantization error (a fractional portion). A fractional-N divider divides a received signal according to a divide control value corresponding to the integer portion and generates a divided signal. A phase interpolator adjusts a phase of the divided signal according to the digital quantization error to thereby reduce noise associated with the fractional-N divider.
REFERENCES:
patent: 5777524 (1998-07-01), Wojewoda et al.
patent: 5986512 (1999-11-01), Eriksson
patent: 6236703 (2001-05-01), Riley
patent: 6351485 (2002-02-01), Soe et al.
patent: 6563448 (2003-05-01), Fontaine
patent: 6703901 (2004-03-01), Jovenin et al.
patent: 6972635 (2005-12-01), McCorquodale et al.
patent: 7042258 (2006-05-01), Booth et al.
patent: 7050525 (2006-05-01), Adachi et al.
patent: 7068110 (2006-06-01), Frey et al.
patent: 7181180 (2007-02-01), Teo et al.
patent: 7271666 (2007-09-01), Melanson
patent: 7345549 (2008-03-01), Xu
patent: 7417510 (2008-08-01), Huang
patent: 2004/0247027 (2004-12-01), Wang
patent: 2006/0139102 (2006-06-01), Tucholski
patent: 0683558 (1995-11-01), None
patent: 2004088846 (2004-10-01), None
Allen, Daniel J. and Carley, Adam L., “Free-Running Ring Frequency Synthesizer,” 2006 IEEE International Solid-State Circuits Conference, Feb. 7, 2006, pp. 380-381.
DDAI, FA Foster et al., “A Direct Digital Frequency Synthesizer with Fourth-Order Phase Domain ΔΣ Noise Shaper and 12-bit Current-Steering DAC,” IEEE Journal of Solid-State Circuits, vol. 41, No. 4, Apr. 2006, pp. 839-850.
Meninger, Scott E. and Perrott, Michael H., “A 1-MHZ Bandwidth 3.6-GHz 0.18-μm CMOS Fractional-N Synthesizer Utilizing a Hybrid PFD/DAC Structure for Reduced Broadband Phase Noise,” IEEE Journal of Solid-State Circuits, vol. 41, No. 4, Apr. 2006, pp. 966-980.
Yang, Chin-Yuan et al., “A High-Frequency Phase-Compensation Fractional-N Frequency Synthesizer,” IEEE International Symposium on Circuits and Systems, 2005 ISCAS, May 23-26, 2005, pp. 5091-5094.
International Search Report and Written Opinion, mailed Nov. 4, 2008 in Int. App. No. PCT/US2007/079410, 6 pages.
Heng, Chun-Huat and Song, Bang-Sup, “A 1.8-GHz CMOS Fractional-N Frequency Synthesizer with Randomized Multiphase VCO,” IEEE Journal of Solid-State Circuits, vol. 38, No. 6, Jun. 2003, 7 pages.
Miletic, Igor and Mason, Ralph, “Bandwidth Expansion in Sigma-Delta PLLs Using Multiphase VCOs,” IEEE Canadian Conference on Electrical and Computer Engineering, CCECE, May 2006, pp. 971-974.
Supplementary European Search Report, mailed Sep. 15, 2010 in Application No. EP07853617, 8 pages.
Mis David
Silicon Laboratories Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Direct digital interpolative synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct digital interpolative synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct digital interpolative synthesis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176687