Direct conversion receiver for multiple protocols

Details Direct conversion receiver for multiple protocols Direct conversion receiver for multiple protocols

1994-11-14

1996-09-17

Chin, Stephen

Pulse or digital communications

Receivers

375324, 375350, 455323, 455339, 455340, 341143, 36472404, H03K 900

Patent

active

055576427

ABSTRACT:
A novel direct conversion receiver utilizing a sample and hold circuit for subsampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs.

REFERENCES:
patent: 4862169 (1989-08-01), Van Bavel et al.
patent: 5003621 (1991-03-01), Gailus
patent: 5030954 (1991-07-01), Ribner
patent: 5157343 (1992-10-01), Voorman
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5220583 (1993-06-01), Solomon
patent: 5243343 (1993-09-01), Moriyasu
patent: 5283581 (1994-02-01), Miki et al.
Anvari, K., et al., Performance of a Direct Conversion Receiver with pi/4-dgpsk Modulated Signal, Proceedings of the 41st IEEE Vehicular Technology Conference, May 1991, pp. 822-823.
Wozencraft and Jacobs, Principals of Communication Engineering, John Wiley and Sons, 1965, Chapter 4, pp. 211-285.
Sevenhans, J., et al., An Integrated Si Bipolar RF Transceiver for a zero IF 900 MHz GSM Digital Mobile Radio Frontend of a Hand Portable Phone, IEEE 1991 Custom Integrated Circuits Conference, Paper 7.7.
Schreiser, R., et al., Decimation for Bandpass Sigma-Delta Analog-to-Digital Conversion, IEEE 1990 Custom Integrated Circuits Conference, pp. 1801-1804.
Ping, L., Oversampling Analog/Digital Converters with Finite Zeros in Noise Shaping Functions, IEEE 1991 Custom Integrated Circuits Conference, pp. 1645-1648.
Tsurumi et al., Design Study on a Direct Conversion receiver Front-End for 280 MHZ,and 2.6 GHZ Band Radio Communication Systems, IEEE 1991, pp. 457-462.
Jacobs et al., Design Techniques for MOS Switched Capacitor Ladder Fileters, IEEE Trans. Circuits Syst., vol. CAS-25, No. 12, pp. 159-165.
Oversampling Delta-Sigma Data Converters, IEEE Press, The Institute of Electrical and Electronics Engineers, Inc., New York, A Novel Architecture Design for VLSI Implementation of an FIR Decimation Filter, by Hanafy Meleis.
Jantzi, S., et al., "A Fourth-Order Bandpass Sigma-Delta Modulator", IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993, pp. 282-291.
Jantzi, S., et al., "Bandpass Sigma-Delta Analog-to-Digital Conversion", IEEE Transactions on Circuit Systems, vol. 38, No. 11, Nov. 1991, pp. 1406-1409.
Schreier, R., et al., "Decimation for Bandpass Sigma-Delta Analog-to-Digital Conversion", IEEE 1990, pp. 1801-1804.
Jantzi, S., et al. "A Bandpass .epsilon..increment.A/D Converter for a Digital AM Receiver" International Conference, 1991, Publ. No. 343, pp. 75-80.

Affiliated with

Also associated with

Rating

Direct conversion receiver for multiple protocols does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Direct conversion receiver for multiple protocols, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct conversion receiver for multiple protocols will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-419909