Digitally synchronized integrator for noise rejection in...

Details Digitally synchronized integrator for noise rejection in... Digitally synchronized integrator for noise rejection in...

2011-03-15

2011-03-15

Vo, Tuyet Thi (Department: 2821)

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

C345S212000, C345S204000, C345S099000, C345S076000

Reexamination Certificate

active

07907115

ABSTRACT:
An apparatus and method for controlling the operation of a utility device, such as a cold cathode fluorescent lamp that is powered in accordance with a pulse width modulation (PWM) signal, includes an analog sensor which monitors the utility device to derive an output signal representative of the PWM signal. An integrating analog-to-digital converter (ADC), which is coupled to the sensor and has its operation synchronized with an integral multiple of the period of the PWM signal, produces an output representative of an average of the output of the utility device.

REFERENCES:
patent: 6850015 (2005-02-01), Ishizuka et al.
patent: 7507943 (2009-03-01), Ichikawa et al.

Affiliated with

Also associated with

Rating

Digitally synchronized integrator for noise rejection in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally synchronized integrator for noise rejection in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally synchronized integrator for noise rejection in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2689650