Digitally programmable phase-lock loop for high-speed data...

Details Digitally programmable phase-lock loop for high-speed data... Digitally programmable phase-lock loop for high-speed data...

2000-11-08

2002-10-08

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S150000

Reexamination Certificate

active

06462594

ABSTRACT:

TECHNICAL FIELD
The present invention concerns data communications between electronic devices or circuits, particularly programmable phase-locked loops suitable for use in high-speed receivers, transmitters, and transceivers.
BACKGROUND
In the computer and telecommunications industries, many electronic devices are typically coupled together to operate as systems. For example, computers are often connected to printers, scanners, cameras, and even other computers. In such systems, a common occurrence is the communication of data between two devices, a sending device and a receiving device.
The sending device generally has the data in the initial form of a set of digital words (sets of ones and zeros). A circuit, known as a transmitter in the sending device, converts each word into a string or sequence of electrical pulses, with each pulse timed according to a data clock, and transmits the timed sequence of pulses through a cable or other connector to the receiving device. The receiving device includes a receiver circuit that first determines the timing of the pulses and then identifies each of the pulses in the signal as a one or zero, enabling it to reconstruct the original digital words.
A key component in both the transmitter and the receiver is the phase-locked loop. The phase-locked loop is a circuit that generates a high-speed clock for transmitting data in the transmitter, and that measures the timing of the pulses in a received data signal. In particular, the phase-locked loop compares the received data signal to an internally produced oscillating signal, and continuously adjusts the frequency of the oscillating signal to match or lock on that of the received data signal.
One problem with phase-locked loops and thus the transmitter and receiver circuits that incorporate them is that they are generally tuned, or tailored, to operate with data signals of a certain frequency. This means that one cannot generally use a transmitter or receiver circuit having a phase-locked loop tuned for data signals of one frequency with data signals of another signal. The inability to communicate at other frequencies limits the usefulness of the transmitter and receiver circuits and their electronic devices.
One approach to allow for an adjustable phase-locked loop is reported in John G. Maneatis, Low-Jitter Process Independent DLL and PLL based on Self-Biased Techniques, IEEE Journal of Solid-State Circuits, Vol. 31, No. 11 (1996). However, the reported circuit appears to be vulnerable to stability problems at gigabit frequencies, which may prevent it from properly locking onto some input signals. Additionally, the circuit includes active resistor components, which the present inventors believe will be difficult to implement with low-voltage power supplies.
Accordingly, there is a need for better programmable phase-locked loops.
To address these and other needs, the present inventors devised a digitally programmable phase-locked loop which operates at a frequency selected from a set of two of more frequencies. An exemplary embodiment of the programmable phase-locked loop includes a phase-frequency detector, a charge pump, a loop filter, a voltage-controlled oscillator, and a frequency divider. The charge pump, loop filter, and oscillator are all responsive to a programmable input which selects the frequency of the phase-locked loop. Notably, the programmability of these three components enables the exemplary embodiment to maintain a constant damping factor and a constant ratio of input frequency to loop bandwidth for each frequency setting, thereby promoting stability and rapid settling at each frequency setting.
Other aspects of the invention include a receiver, transmitter, and transceiver that incorporate a digitally programmable phase-locked loop. One exemplary receiver includes a phase-locked loop with four programmable components: a charge pump, a loop filter, a controlled oscillator, and a transconductor.


REFERENCES:
patent: 5373537 (1994-12-01), Oberhauser et al.
patent: 5386437 (1995-01-01), Yasuda
patent: 5404250 (1995-04-01), Hase et al.
patent: 5479126 (1995-12-01), Pan et al.
patent: 5534823 (1996-07-01), Kondou
patent: 5563552 (1996-10-01), Gersbach et al.
patent: 5757238 (1998-05-01), Ferraiolo et al.
patent: 5805024 (1998-09-01), Takashi et al.
patent: 5867333 (1999-02-01), Saiki et al.
patent: 5933058 (1999-08-01), Pinto et a.l.
patent: 5963100 (1999-10-01), Tolson et al.
patent: 5978425 (1999-11-01), Takla
patent: 6078663 (2000-06-01), Shiotsu et al.
patent: 6259328 (2001-07-01), Wesolowski
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques” IEEE Journal of Solid State Circuits, vol. 31, No. 11, Nov. 1996, pp 1723-1732.

Affiliated with

Also associated with

Rating

Digitally programmable phase-lock loop for high-speed data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally programmable phase-lock loop for high-speed data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally programmable phase-lock loop for high-speed data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2921937