Digitally programmable gain normalization circuit

Details Digitally programmable gain normalization circuit Digitally programmable gain normalization circuit

1990-02-02

1991-08-13

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307264, 307493, G11C 2702

Patent

active

050398792

ABSTRACT:
A digitally programmable gain normalization circuit for normalizing gains among analog signal channels. The gain normalization circuit is comprised of a charge integrator which has a plurality of capacitors to provide selectible capacitance values which determine the gain of a differential amplifier/sample and hold circuit. A programmable gain control register selects the charge integrator capacitance value. Both static and dynamic latches are disclosed for selecting the capacitors to be utilized in the charge integrator.

REFERENCES:
patent: 4633086 (1986-12-01), Parrish
patent: 4786831 (1988-11-01), Morse et al.
patent: 4804863 (1989-02-01), Welland et al.
patent: 4914319 (1990-04-01), Hashimoto

Affiliated with

Also associated with

Rating

Digitally programmable gain normalization circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally programmable gain normalization circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally programmable gain normalization circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1529226