Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-04-18
2010-06-29
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
07746134
ABSTRACT:
Digitally controlled delay-locked loops can have a phase detector, control logic, and a delay chain. The control logic generates digital signals in response to an output signal of the phase detector. The delay chain generates a delay that varies in response to the digital signals. In some embodiments, the control logic maintains logic states of the digital signals constant in response to an enable signal to maintain the delay of the delay chain constant in a lock mode of the digitally controlled delay-locked loop. In other embodiments, the delay of the delay chain varies by a discrete time period in response to a change in logic states of the digital signals, and the maximum phase error between a phase of the reference clock signal and a phase of the feedback clock signal is less than the discrete time period when the digitally controlled delay-locked loop is in a lock mode.
REFERENCES:
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6215726 (2001-04-01), Kubo
patent: 6272653 (2001-08-01), Amstutz
patent: 6337590 (2002-01-01), Millar
patent: 6346837 (2002-02-01), Shibayama
patent: 6356117 (2002-03-01), Sutherland et al.
patent: 6388482 (2002-05-01), Schnell et al.
patent: 6549041 (2003-04-01), Waldrop
patent: 6642762 (2003-11-01), von Kaenel
patent: 6809555 (2004-10-01), Nguyen
patent: 7016451 (2006-03-01), Harrison
patent: 7161391 (2007-01-01), Lin
patent: 7279946 (2007-10-01), Minzoni
patent: 7319728 (2008-01-01), Bell et al.
patent: 7324621 (2008-01-01), Song
patent: 7372310 (2008-05-01), Lee
patent: 2006/0029175 (2006-02-01), Schnarr
patent: 2006/0145741 (2006-07-01), Panpalia et al.
patent: 2006/0164139 (2006-07-01), Chong et al.
patent: 2007/0046348 (2007-03-01), Liu et al.
Chong Yan
Huang Joseph
Lu Sean Shau-Tu
Sung Chiakang
Altera Corporation
Cahill Steven J.
Cox Cassandra
LandOfFree
Digitally controlled delay-locked loops does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digitally controlled delay-locked loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controlled delay-locked loops will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247050