Digitally controllable electronic damper

Details Digitally controllable electronic damper Digitally controllable electronic damper

1981-01-22

1983-11-08

Truhe, J. V.

Electricity: motive power systems

Open-loop stepping motor control systems

318685, G05B 1940

Patent

active

044144970

ABSTRACT:
A circuit for electronic damping of stepper motors capable of generating a pulse train for a wide range of steps such that the pulse train is contained within a period or periods of the resonant frequency of the rotor of the stepper motor to pre-condition for the delayed last step and the last pulse is delayed by a half-period of the resonant frequency. A frequency synthesizer generates a clock signal having a frequency which is an integer multiple of the natural frequency of the rotor of the stepper motor. The clock signal is fed through a gate to a digitally controllable counter which generates an output after one full period of the stepper motor rotor's natural frequency. The output of the digitally controllable counter closes the gate to block the clock signal and triggers a delay circuit which generates the last pulse after a half-period of the natural frequency of the rotor of the stepper motor.

REFERENCES:
patent: 4215302 (1980-07-01), Chiang
patent: 4258622 (1981-03-01), Estrabaud

Affiliated with

Also associated with

Rating

Digitally controllable electronic damper does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally controllable electronic damper, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controllable electronic damper will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2010733