Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
1998-03-31
2003-09-09
Wambach, Margaret R. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S117000, C327S232000, C327S235000, C327S248000, C327S299000
Reexamination Certificate
active
06617893
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to frequency synthesis and division and more particularly to a digital variable clock divider circuit which uses phase slip techniques to provide a wider range of available output frequencies from a given input frequency.
2. Description of Related Art
Frequency dividers are well known in the digital arts to provide a selectable variety of output clock waveform frequencies from a single input clock waveform signal. Such devices are useful in the digital electronic arts to provide a variety of output clock signals at various frequencies for use by components of an electronic circuit. For example, a processor (CPU) device in an electronic application may use a different frequency clock waveform than associated memory devices. Likewise, attached peripheral I/O controller devices may require still other clock signal frequencies. Rather than provide a plurality of discrete frequency generating oscillators on such an application circuit, simpler, less costly, frequency divider devices are applied to generate one or more additional frequencies from a single input signal waveform. Each frequency divider circuit can produce a particular frequency by “dividing” the input signal waveform to produce a desired output signal waveform having the desired frequency.
As taught by prior techniques, many frequency divider circuits are capable of producing only integral multiples of the applied input frequency. In other words, the output frequency from frequency dividers as previously taught in the art can produce output waveforms having the input waveform frequency divided by 2, 3, 4, etc.
Frequency divider circuits are often applied for clock timing used in a memory controller. The memory controller controls a wide variety of timing parameters in the associated memory devices and therefore requires high granularity from the derived frequencies. Mere integer division of the input frequency does not provide sufficient granularity of the generated (synthesized) clock signals.
Other known frequency divider designs are capable of producing output frequencies through division by integer and non-integer values. Some such circuit designs, for example, use a frequency synthesizer to multiply the input clock by an integer N and then perform an integral division of that resultant clock by an integer M. The resultant clock is therefore an N/M division of the input clock. However, the particular selections of M and N are fixed by the standard integer division circuits used. In addition, such designs require the addition of a frequency synthesizer analog component. Such devices are not only relatively complex, but such analog components tend to introduce problems relating to circuit packaging and power dissipation as compared to digital circuits.
Another simple technique for achieving non-integer division of a clock signal which avoids use of complex analog components is one which uses both the rising and falling edge of the input clock signal to derive a frequency which is an integer division of twice the input frequency. This simple technique, though simpler than the above noted frequency synthesizer approach, is limited in the flexibility of non-integral division capability. Only divisions of twice the input frequency may be generated.
In view of the above it is clear that a need exists to derive an output waveform from an input waveform with a simple circuit capable of producing integer as well as non-integer divisions of the input waveform frequency. In addition, a need exists for such a circuit to produce a wide variety of integer and non-integer divisions of the input waveform frequency to thereby increase the granularity of frequency selections for the derived output waveform frequency. Lastly, there is a need for such a circuit to be simple using digital logic as distinct from analog components.
SUMMARY OF THE INVENTION
This present invention solves the above and other problems, thereby advancing the useful arts, by providing an electronic circuit and associated method of operation to synthesize a desired output clock waveform from multiphase input clock waveforms using combinations of integer and non-integer divisions of the input clocks available for generation of the output clock. In addition, the circuits of the present invention generate the desired clocks using exclusively digital logic devices thereby avoiding problems known in the use of analog frequency synthesizers, and other analog circuits. The circuit of the present invention includes a first portion for performing well known integral division of the input clock waveforms in combination with a second portion for phase slip control to perform non-integer division of the source input waveform. A control portion of the circuit multiplexes and integrates the operation of the other two portions to thereby produce a desired output waveform as a divided transformation of the source input clock.
The source input signal is provided by a multi-phase frequency synthesizer producing a plurality of phases of a fixed frequency clock. The plurality of phases supplied are preferably at fixed and equal relative phase offsets. The period of the output signal of the digital divider circuit of the present invention is a multiple of its input signal period plus or minus a multiple of the minimal phase shift provided by the phase portion of the circuit. The phase control portion of the circuit includes a plurality of single phase slip circuits each associated with one of the multiple source input phases for control of the combination of the multiple input phases to produce the desired waveform. A standard integral divider circuit in each single phase slip circuit first performs a desired integral division on the source input clock. This intermediate output clock signal is then applied to the phase slip portion of the single phase slip circuit for generation of the final desired output clock waveform.
For example, if the frequency synthesizer portion of the present invention has four evenly spaced output phases, then the period of the output signal waveform of the digital clock divider of the present invention can be the input period times 1.00, 1.25, 1.50, 1.75, 2.00, 2.25, etc. Thus, the simple addition of more synthesizer phases in the frequency synthesizer portion (and associated single phase slip circuits) provides higher granularity options for the output signal waveform frequency.
In a first embodiment of the present invention, an input clock waveform signal is first divided by an integral divisor. The result of the integer division is then applied to the phase slip portion of the circuit to generate the desired output waveform. In a second embodiment of the present invention, the input signal waveform is first applied to the phase shift portion of the circuit. The result of the phase shift is then applied to a standard integer clock divider to generate the desired output signal waveform. The first embodiment is capable of generating a wider variety of output waveforms than is the second embodiment. However, the second embodiment is simpler and therefore less costly in particular applications. The preferred or best presently known mode as between these two options depends upon the particular requirements of a particular application.
In the first embodiment, a frequency synthesizer portion generates multiple phase shifted output waveforms from an input waveform signal. The predetermined phases of the waveform are applied to the divider circuit of the present invention, one phase output applied to a unique one of a plurality of single phase slip dividers. A ripple shift register is used to align the multiple phases applied to the divider portion of the present invention. Each phase aligned waveform synchronously clocks one of a plurality of single phase slip divider circuits to produce an output clock phase aligned to this synthesizer phase. Each single phase slip divider circuit also synchronously determines when its generated output should be applied to the output of the divide
Born Richard M.
Ellis Jackson L.
Lathrop & Gage L.C.
LSI Logic Corporation
Wambach Margaret R.
LandOfFree
Digital variable clock divider does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital variable clock divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital variable clock divider will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3089853