Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2003-02-04
2004-02-17
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S118000, C341S120000, C341S155000
Reexamination Certificate
active
06693572
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the field of analog to digital sigma-delta signal conversion.
2. Discussion of the Related Art
Discrete-time (DT) sigma-delta modulators have been successfully implemented using the switched-capacitor technique during the past decade. In a switched-capacitor implementation of a sigma-delta modulator, integrators are required to settle with an adequately small error at the end of each clock phase. This calls for fast amplifiers and thereby increased power dissipation. A second drawback of the switched-capacitor approach is aliasing of thermal noise and consequently increased in-band noise. Continuous-time (CT) sigma-delta modulation is an alternative way of converting analog signals to digital without the above-mentioned drawbacks. In CT-modulators, all integrators operate in the continuous-time domain and sampling occurs at the same time as quantization. As a consequence, CT-modulators are less demanding in terms of biasing current. Moreover, they provide an anti-aliasing filter without additional cost.
Despite their advantages, development of CT-modulators has been hindered by many practical issues, such as sensitivity to clock jitter, sensitivity to the shape of the feedback signal and inaccuracy of coefficients, all of which can result in inaccuracies in the outputs of CT-modulators.
Inaccuracy of coefficients stems from the fact that in a continuous-time structure such coefficients are set by two independent physical quantities such as resistance and capacitance. As a consequence, deviation of the coefficients from their nominal values can be as high as ±50%. Moreover, the value of the coefficients is prone to further variations due to temperature and aging. On the contrary, coefficients in a discrete-time system are set by the ratio of two devices of the same type, for example, capacitors. This shortcoming of continuous-time structures calls for a tuning scheme which should adjust some controllable variables in the system. A wide variety of tuning techniques for continuous-time filters can be found in the literature.
Inaccuracy of coefficients in a CT-modulator may cause several undesirable effects. The most obvious is departure of the loop function from its nominal characteristic and thereby degradation of noise shaping. The second problem is related to the dynamic range of the system and the maximum allowable swing of its internal nodes. This could result in harmonic distortion because of clipping and reduced dynamic range.
SUMMARY OF THE INVENTION
There is a need for the following embodiments. Of course, the invention is not limited to these embodiments.
In accordance with one aspect of the invention, a method for tuning a continuous-time modulator includes supplying a controllable current source, integrating a voltage from a voltage source using a discrete-time integrator to produce a discrete-time integrator output, continuous-time integrating the current from the controllable current source to produce a continuous-time integrator output, quantizing the difference between the continuous-time integrator output and the discrete-time integrator output to produce a quantizer output, controlling the polarity of the controllable current source with the quantizer output, counting the quantizer output to produce a feedback signal, and tuning the controllable current source as a function of the feedback signal.
In accordance with another aspect of the invention, an apparatus for a continuous-time modulator tuning circuit includes a switched-capacitor integrator in a fixed forward path, a continuous-time integrator in a feedback path, a quantizer coupled to receive input from the switched capacitor integrator and the continuous-time integrator, a counter coupled to receive input from the quantizer, a controllable current source coupled to receive input from the counter and to provide input to the continuous-time integrator, and an input voltage coupled to provide input to the switched-capacitor integrator.
REFERENCES:
patent: 5039989 (1991-08-01), Welland et al.
patent: 5079550 (1992-01-01), Sooch et al.
patent: 5198817 (1993-03-01), Walden et al.
patent: 5729230 (1998-03-01), Jensen et al.
patent: 5805093 (1998-09-01), Heikkila et al.
patent: 5974089 (1999-10-01), Tripathi et al.
patent: 5986598 (1999-11-01), Mittel
patent: 6414615 (2002-07-01), Cheng
Cauwenberghs and Temes, “Adaptive digital correction of analog errors in MASH ADC's—Part I; off line and blind on-line calibration,”IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, 47:621-628, 2000.
Harjani and Lee, “FRC: A method for extending the resolution of Nyquist rate converters using oversampling,”IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, 45:482-494, 1998.
Huang and Lee, “A1.2V direct background digital tuned continuous-time bandpass sigma-delta modulator,”ESSCIRC 2001 Presentations 27th European Solid-State CircuitsConference Villach, Austria, Sep. 18-20, 2001.
Kiss et al., “Adaptive digital correction of analog errors in MASH ADC's—Part II: correction using test-signal injection,”IEEE Transaction on Circuits and Systems—II: Analog and Digital Signal Processing, 47:629-638, 2000.
Luh et al., “A 400 MHz 5th-order CMOS continous-time switched-current &Sgr;&Dgr;modulator,”Proceedings of the European Solid-State Circuits Conference, Sep. 2000.
Petrie and Miller, “A background calibration technique for multibit delta-sigma modulators,”IEEE International Symposium on Circuits and Systems, 2:29-32, 2000.
Raghavan et al., “Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators,”IEEE J. of Solid-State Circuits, 36:5-13, 2001.
Robert et al., “A 16-bit low-voltage CMOS A/D converter,”IEEE J. of Solid-State Circuits, SC-22:157-163, 1987.
Sarhang-Nejad and Temes, “A high-resolution mulbit &Sgr;&Dgr;ADC with digital correction and relaxed amplifier requirements,”IEEE J. of Solid-State Circuits, 28:648-660, 1993.
Shoaei and Snelgrove, “Design and implementation of a tunable 40 Mhz-70 MHz Gm-C bandpass &Sgr;&Dgr;modulator,”IEEE Transaction on Circuits and Systems—II: Analog and Digital Signal Processing, 44:521-530, 1997.
Silva-Martinez et al., “A 10.7-MHz 68-db SNR CMOS continous-time filter with on-chip automatic tuning,”IEEE J. Solid-State Circuits, 27:18431853, 1992.
Viswanathan et al., “Switched-capacitor frequency control loop,”IEEE J. of Solid State Circuits, SC-17:775-778, 1982.
Miller Matthew R.
Oliaei Omid
Rakers Patrick L.
Fulbright & Jaworksi LLP
Motorola Inc.
Nguyen Khai M.
Tokar Michael
LandOfFree
Digital tuning scheme for continuous-time sigma delta... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital tuning scheme for continuous-time sigma delta..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital tuning scheme for continuous-time sigma delta... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3288532