Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2006-05-23
2006-05-23
Nguyen, Steven (Department: 2665)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S503000, C370S518000, C370S519000, C327S141000, C327S161000, C327S162000, C327S163000
Reexamination Certificate
active
07050467
ABSTRACT:
A digital-to-phase or digital-to-time-shift converter (100) includes a delay line (106), a multiplexor (108) and synchronization circuit (110). In the converter (100) the clock edges of a reference signal are shifted in response to the value of a multi-bit digital word, IN (104). The synchronization circuit (110) gates the output of the multiplexor (108) such that a pulse appears at the synchronization circuit's (110) output port (114) only when the circuit is gated by a signal at input TRIG (112). The synchronization circuit (110) creates a time aperture for the multiplexor output.
REFERENCES:
patent: 5503400 (1994-04-01), Mogi
patent: 5471659 (1995-11-01), Wong
patent: 5535247 (1996-07-01), Gailus et al.
patent: 5668830 (1997-09-01), Georgiou et al.
patent: 4742583 (1998-05-01), Fubumura
patent: 5748683 (1998-05-01), Smith et al.
patent: 5913155 (1999-06-01), Tomiyama
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 6028462 (2000-02-01), Kyles
patent: 6044120 (2000-03-01), Bar-David et al.
patent: 6100735 (2000-08-01), Su
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6148186 (2000-11-01), Fujita
patent: 6205193 (2001-03-01), Solve et al.
patent: 6226505 (2001-05-01), Uda
patent: 6236690 (2001-05-01), Mimura et al.
patent: 6353649 (2002-03-01), Bockleman et al.
patent: 6515633 (2003-02-01), Ippolito
patent: 6556630 (2003-04-01), Brinsfield et al.
patent: 2002/0032042 (2002-03-01), Poplawsky et al.
Nosaka, H., Nakagawa, T., and Yamagishi, A., “A Phase Interpolation Direct Digital Synthesizer with a Digitally Controlled Delay Generator,” NTT Wireless Systems Laboratories, 1-1 Hikarinooka Yokosuka-shi, Kanagawa 239, Japan, 1997 Symposium on VLSI Circuits.
U.S. Appl. No. 09/780,077, filed Feb. 9, 2001, Poplawsky et al.
U.S. Appl. No. 10/000,914, filed Nov. 2, 2001, Juan.
U.S. Appl. No. 10/036,558, filed Dec. 21, 2001, Martin.
U.S. Appl. No. 10/050,233, filed Jan. 16, 2002, Stengel.
Gibson, J. “The Communications Handbook” 1997, CRC Press p. 11.
Motorola Inc.
Nguyen Steven
Shanh Roberta A.
LandOfFree
Digital-to-phase-converter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital-to-phase-converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-phase-converter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616596