Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2000-03-04
2001-09-18
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S139000
Reexamination Certificate
active
06292122
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to electronics circuits, and more particularly to an interface circuit that provides an analog signal having an adjustable time response.
A digital-to-analog interface circuit is commonly used in many electronics circuits to provide an analog signal that drives an analog circuit element. The interface circuit typically employs a pulse width modulator (PWM) or a pulse density modulator (PDM) that receives a digital signal from a digital circuit and generates a corresponding intermediate signal that is filtered to provide the analog signal. The PWM or PDM act as an interface between the digital and analog circuits.
A conventional PWM or PDM receives a digital signal comprising a sequence of N-bit digital values and for each value generates a corresponding waveform. Each waveform has a predetermined period and includes a number of high (“1”) and low (“0”) values, as determined by the input digital value. For example, for a 9-bit PWM or PDM, the input digital value can range from 0 through 511 and each waveform has a period of 512 clock cycles and includes 0 to 511 high values. An input digital value of 128, for example, corresponds to a waveform having 128 high values and 384 low values. For a PWM, the high values are grouped together at the start of each waveform and for a PDM the high values are somewhat randomly spread across the waveform. For ease of implementation, some PDMs spread the high values in a pseudo-random manner, and not uniformly. The waveforms are digital in nature and are filtered to generate the analog signal.
One common application for the interface circuit is in control loops. For example, for a receiver or a transmitter in a communications system, the interface circuit can be used for a carrier tracking loop, a bit timing loop, an automatic gain control (AGC) loop, a bias control loop, a power control loop, a DC offset adjustment loop, and others. For each of these loops, a loop control circuit generates a digital control signal that is provided to a PWM or PDM within the interface circuit associated with that loop. The PWM or PDM generates a sequence of waveforms based on the values in the digital control signal. The waveforms are filtered to generate the analog control signal that is used to drive the controlled element (e.g., a voltage-controlled oscillator, a variable gain amplifier, a summing element, and so on).
The analog control signals generated in conjunction with the PWMs or PDMs are typically required to meet various specifications. Typical specifications include a response time (i.e., the settling time) for a step input and ripple amplitude on the control signal. Fast response time and small amounts of ripple are desirable (or required) for many applications. The fast response time allows for a wide bandwidth control loop and a quick response to rapid changes in the input condition. The ripples on the control signal correspond to noise, and small amounts of ripple are generally required for better performance. However, fast response time and small amounts of ripple are conflicting design considerations. Optimizing for fast response time often results in larger ripple amplitude on the control signal.
As can be seen, an interface circuit having adjustable time response (i.e., to provide a faster response time) while maintaining small ripple amplitude is highly desirable.
SUMMARY OF THE INVENTION
The invention provides a digital-to-analog interface circuit that generates an analog signal having an adjustable time response and introduces minimum additional ripple, if any, on the analog signal. The interface circuit includes a time response adjustment circuit that receives the digital signal, modifies (or adjusts) the digital signal to obtain the desired time response characteristics (i.e., faster response time), and provides the adjusted signal to a subsequent circuit that converts the adjusted signal into the analog signal. For example, to provide a faster response time, the time response adjustment circuit can add overdrive pulses corresponding to changes in the digital signal. The overdrive pulses provide additional drive for the subsequent filter which, in turn, speeds up the filter response.
A specific embodiment of the invention provides an interface circuit for converting a digital signal to an analog signal. The interface circuit includes a time response adjustment circuit, a modulator, and a filter. The time response adjustment circuit receives the digital signal and generates an adjusted signal. The modulator couples to the time response adjustment circuit, receives the adjusted signal, and generates a modulator signal. The filter couples to the modulator, receives the modulator signal, and generates the analog signal. The analog signal has a time response that is modified by the time response adjustment circuit. In an embodiment, the time response adjustment circuit includes a gain element, a delay element, and a summer. The gain element receives and scales the digital signal by a scaling factor. The delay element receives and delays the digital signal by a time delay. The summer couples to the gain element and the delay element. The summer subtracts the delayed signal from the scaled (or gained) signal to generate the adjusted signal.
Another specific embodiment of the invention provides a method for modifying a time response of an analog signal. The method includes: (1) receiving a digital signal; (2) generating an adjusted signal based on the digital signal and changes in the digital signal; (3) generating a modulator signal based on the adjusted signal; and (4) filtering the modulator signal to obtain the analog signal. The analog signal has a time response that is modified based on, for example, changes in magnitude of the digital signal. The modifications manifest in the adjusted signal and may include, for example, overdrive pulses corresponding to changes in the digital signal.
The invention can be used in various applications including, for example, control loops of a receiver or a transmitter.
The foregoing, together with other aspects of this invention, will become more apparent when referring to the following specification, claims, and accompanying drawings.
REFERENCES:
patent: 3836908 (1974-09-01), Hegendorfer
patent: 5337338 (1994-08-01), Sutton et al.
patent: 6147634 (2000-11-01), Rangan et al.
patent: 6148046 (2000-11-01), Hussein et al.
Simic Emilija
Wilborn Thomas
Younis Saed
Brown Charles D.
Qualcomm Incorporated
Streeter Tom
Wadsworth Philip
Williams Howard L.
LandOfFree
Digital-to-analog interface circuit having adjustable time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital-to-analog interface circuit having adjustable time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog interface circuit having adjustable time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2534238