Digital to analog converter with reduced ringing

Details Digital to analog converter with reduced ringing Digital to analog converter with reduced ringing

2007-01-29

2008-01-08

Young, Brian (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

Reexamination Certificate

active

07317414

ABSTRACT:
Binary indications are converted to an analog representation with significant reduction in ringing at the transitions between successive binary indications and in the period during each binary indication. The binary indications are disposed in a row-and-column matrix to provide a thermometer code. Each stage of the converter includes a decoder and latch arranged so the decoder inputs settle before the latch is set by the clock pulses. The stages are implemented in complementary CMOS. Complementary transistors are biased so one transistor of the pair is driven to the rail while the other transistor of the pair floats. A dummy CMOS transistor is used to balance the number of transistors in the decoder paths.

REFERENCES:
patent: 4342984 (1982-08-01), Berke et al.
patent: 4578667 (1986-03-01), Hollister
patent: 4639619 (1987-01-01), Baldwin et al.
patent: 4905189 (1990-02-01), Brunolli
patent: 5084701 (1992-01-01), Sauerwald
patent: 5105193 (1992-04-01), Vogt et al.
patent: 5689257 (1997-11-01), Mercer et al.
patent: 5825317 (1998-10-01), Anderson et al.
patent: 5870044 (1999-02-01), Dell'ova et al.
patent: 5920273 (1999-07-01), Hirano
patent: 6037888 (2000-03-01), Nairn
patent: 6052074 (2000-04-01), Iida
patent: 6157333 (2000-12-01), Louagie et al.
patent: 6191719 (2001-02-01), Bult et al.
patent: 6268816 (2001-07-01), Bult et al.
patent: 6304199 (2001-10-01), Fang et al.
patent: 6414618 (2002-07-01), Bult et al.
patent: 6509854 (2003-01-01), Morita et al.
patent: 6522279 (2003-02-01), Bult et al.
patent: 6650266 (2003-11-01), Tester
patent: 6714150 (2004-03-01), Bult et al.
patent: 6876318 (2005-04-01), Mulder et al.
patent: 7170435 (2007-01-01), Bult et al.
Article entitled “An 8-bit 2-ns Monolithic DAC”, IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 142-146.
Article entitled “a 27-MHz Digital-to-Analog Video Processor”, IEEE Journal of Solid-State Circuits, vol. 23, No. 6, Dec. 1988, pp. 1358-1369.
Vogt, Alexander W. et al., Article entitled “A 10-Bit High Speed CMOS DAC Macrocell”, 1989, pp. 6.7.1-6.7.4.

Affiliated with

Also associated with

Rating

Digital to analog converter with reduced ringing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital to analog converter with reduced ringing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital to analog converter with reduced ringing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3964883