Digital-to-analog converter with no offset-induced errors

Details Digital-to-analog converter with no offset-induced errors Digital-to-analog converter with no offset-induced errors

1988-01-21

1989-06-27

Shoop, Jr., William M.

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

341118, H03M 178

Patent

active

048433942

ABSTRACT:
A digital-to-analog converter network for converting a digital signal having a plurality of binary bits into an analog output signal includes an R-2R ladder array (8a), a reference current source (IREF), a plurality of switches (S1, S2, . . . S9) associated with ladder sections of the ladder array (8a), and an operational amplifier (14). An equalization circuit (17) is operatively coupled to the inverting input of the operational amplifier (14) for selectively switching in a code-dependent impedance so that the effective output impedance of the ladder array (8a) remains substantially constant with binary codes of the digital input signal.

REFERENCES:
patent: 4544912 (1985-10-01), Iwamoto et al.
"Analog-Digital Conversion Notes"; The Engineering Staff of Analog Devices, Inc.; 1980; pp. 117-118.

Affiliated with

Also associated with

Rating

Digital-to-analog converter with no offset-induced errors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital-to-analog converter with no offset-induced errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog converter with no offset-induced errors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-816518