Digital-to-analog converter data rate reduction by...

Details Digital-to-analog converter data rate reduction by... Digital-to-analog converter data rate reduction by...

2007-05-22

2007-05-22

Nguyen, Linh (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

With particular solid state devices

C341S141000, C341S142000, C341S144000

Reexamination Certificate

active

10851365

ABSTRACT:
A system and method implement very high data rate baseband DACs suitable for wireless applications related to new standards (e.g. Ultra-Wide Band) using CMOS processes allowing an integrated solution with the deep-submicron CMOS digital baseband. A single CMOS block working at full speed is discarded in favor of several blocks, each working at a fraction of the original data rate.

REFERENCES:
patent: 5978662 (1999-11-01), Swales
patent: 6088399 (2000-07-01), Luz et al.
patent: 6674999 (2004-01-01), Ramachandran
patent: 6703956 (2004-03-01), Mueller et al.
patent: 6724335 (2004-04-01), Gomez et al.
patent: 2002/0089995 (2002-07-01), Shalvi et al.
patent: 2003/0081693 (2003-05-01), Raghavan et al.
patent: 2003/0087634 (2003-05-01), Raghavan et al.
patent: 2004/0063418 (2004-04-01), Kluge et al.
patent: 2004/0174199 (2004-09-01), Simon

Affiliated with

Also associated with

Rating

Digital-to-analog converter data rate reduction by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital-to-analog converter data rate reduction by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog converter data rate reduction by... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3785791