Coded data generation or conversion – Converter compensation
Patent
1998-06-30
2000-11-28
Williams, Howard L.
Coded data generation or conversion
Converter compensation
H03M 110
Patent
active
061541583
ABSTRACT:
A method and apparatus for adaptively correcting D.C. offset errors imposed upon signals in a communication device. The present invention includes a feedback loop correction circuit and method for measuring and reducing D.C. offset errors imposed upon analog transmission signals by transmit digital-to-analog converters (DACs) and associated analog reconstruction filters. A digital feedback loop is used to remove the D.C. offset errors from the analog transmission signals prior to transmission. In the preferred embodiment, the digital feedback loop includes a pair of analog-to-digital converters, a digital D.C. offset correction circuit, and a pair of adders. The transmission signals are digitized, filtered, and digitally processed by the correction circuit to generate offset correction signals that are equal to the undesired D.C. offset error present in the transmission signals. The correction signals are added to the digital input baseband signals thereby removing the undesirable D.C. offset errors from the transmission signals. In one preferred embodiment, the analog-to-digital converters comprise differential comparators that generate digital signals representative of the signs of the analog transmission signals. The digital D.C. offset correction circuit processes the digital signals output by the differential comparators using a selected digital signal processing technique. In one embodiment, the offset correction circuit uses a "sign bit" digital signal processing technique whereby the sign bits generated by the differential comparators are continuously integrated. The preferred embodiment of the present invention uses an MSB technique whereby sign characteristics of both the digital baseband signals and associated transmission signals are analyzed to produce the feedback correction signals. In accordance with this technique, integrators are disposed to measure zero crossing time delays between the baseband signals and the filtered signals. The zero crossing time delays are measured by analyzing the relative signs of the baseband signals and the filtered signals. The zero crossing time delays are used in the preferred embodiment as an estimate of the D.C. offset errors present in the transmission signals.
REFERENCES:
patent: 5731772 (1998-03-01), Mikkola et al.
Patent Abstracts of Japan, vol. 010, No. 001(E-371), Jan. 7, 1986 & JP 60 165831 A (Sharp KK), Aug. 29, 1985 Abstract.
Qualcomm Incorporated
Rouse Thomas R.
Streeter Thomas
Wadsworth Philip
Williams Howard L.
LandOfFree
Digital-to-analog converter D.C. offset correction comparing con does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital-to-analog converter D.C. offset correction comparing con, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog converter D.C. offset correction comparing con will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1730262