Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2010-05-04
2011-11-15
Jeanglaude, Jean (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S155000, C341S144000, C341S172000
Reexamination Certificate
active
08059022
ABSTRACT:
A digital-to-analog converter (DAC) is provided. The DAC includes a positive converter, a negative converter, and a comparator for receiving outputs of the positive converter and the negative converter, comparing the outputs with a reference voltage, and generating an output voltage. Each of the positive converter and the negative converter includes an upper-bit converter including a plurality of bit capacitors corresponding to respective upper bits, a lower-bit converter including a plurality of bit capacitors corresponding to respective lower bits, and a coupling capacitor for connecting the upper-bit converter with the lower-bit converter in series. Each of the positive converter and the negative converter receives a bias voltage to have a uniform offset when converting the respective bits. Accordingly, it is possible to obtain a high resolution using a small area. Also, the number of capacitors can be reduced, and the capacitance of a unit capacitor can be maximized. Consequently, it is possible to minimize heat noise and device mismatching.
REFERENCES:
patent: 5621409 (1997-04-01), Cotter et al.
patent: 5684487 (1997-11-01), Timko
patent: 6400302 (2002-06-01), Amazeen et al.
patent: 6486806 (2002-11-01), Munoz et al.
patent: 6667707 (2003-12-01), Mueck et al.
patent: 6686865 (2004-02-01), Confalonieri et al.
patent: 7015841 (2006-03-01), Yoshida et al.
patent: 7023372 (2006-04-01), Singh et al.
patent: 7286075 (2007-10-01), Hennessy et al.
patent: 2003/0206038 (2003-11-01), Mueck et al.
patent: 2007/0115159 (2007-05-01), Tachibana et al.
patent: 1020010008374 (2001-02-01), None
patent: 1020070030002 (2007-03-01), None
patent: 100801962 (2008-01-01), None
Pierangelo Confalonieri et al., “A 2.7mW 1MSps 10b Analog-to-Digital Converter with Built-in Reference Buffer and 1LSB Accuracy Programmable Input Ranges,” Solid-State Circuits Conference, 2004, pp. 255-258, 2004 IEEE.
Franz Kuttner, “A 1.2V 10b 20MSample/s Non-Binary Successive Approximation ADC in 0.13μm CMOS,” IEEE International Solid-State Circuits Conference, 2002, 2002 IEEE.
Jens Sauerbrey et al., “A 0.5-V 1-μW Successive Approximation ADC,” IEEE Journal of Solid-State Circuits, Jul. 2003, p. 1261-1265, vol. 38, No. 7, 2003 IEEE.
Young-Kyun Cho et al., “A 9-bit 80-MS/s Successive Approximation Register Analog-to-Digital Converter with Capacitor Reduction Technique,” pp. 1-5, IEEE.
Cho Young Kyun
Jeon Young Deuk
Kwon Jong Kee
Nam Jae Won
Electronics and Telecommunications Research Institute
Jeanglaude Jean
LandOfFree
Digital-to-analog converter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital-to-analog converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-to-analog converter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4292934