Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Patent
1996-08-29
1998-01-27
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
341 61, 341123, 341143, 3647241, H03M 166
Patent
active
057126356
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the field of methods and circuits for digital to analog conversion. More particularly, the present invention relates to a method and circuit for digital to analog signal conversion using sigma-delta modulation of the temporal spacing between digital samples.
2. Discussion of the Related Art
Digital to Analog Converter (DAC) circuits and methods for digital to analog conversion are well-known in the art. Conventional DACs receive a binary level single or multi-bit digital signal on an input terminal(s) and, as a function of a reference voltage, convert the digital signal into a corresponding analog signal.
One type of DAC that has recently become popular is the so-called sigma-delta DAC. There are many references describing sigma-delta systems. One example is entitled Mixed-Signal Design Seminar published by Analog Devices, Inc., 1991, which is incorporated herein by reference.
As shown in FIG. 1, a conventional sigma-delta digital to analog converter includes an interpolation filter 1 that increases the sample rate (i.e. data rate or sampling frequency) of a digital input signal by some predetermined oversampling ratio to a higher sampling rate and rejects any signal images that occur at approximately the Nyquist rate of the input signal. The higher rate digital signal is then transmitted to a sigma-delta modulator 2 that noise shapes the digital data stream and reduces the sample width to one bit. In digital to analog converters, the sigma-delta modulator is typically all digital. The sigma-delta modulator effectively low pass filters the signal of interest and high pass filters the quantization noise on the signal. The output of the sigma-delta modulator is typically a high frequency one-bit data stream. The one-bit DAC 3 receives the modulator output and provides a corresponding analog signal that is either plus or minus full scale. The output of the one-bit DAC is transmitted to an analog smoothing filter 4 that averages the output of the one-bit DAC and removes the shaped quantization noise that resides in the upper frequency area.
One of the limitations of conventional DACs including the sigma-delta DAC illustrated in FIG. 1 is that they only determine the magnitude of the input signal at equally spaced temporal intervals. This is known as uniform sampling. Additionally, in conventional DACs, the sample rate, that is, the data rate of the incoming digital data stream cannot be independent of the master clock that is used to clock the DAC. The incoming digital data rate must be some integer division of the master clock on the DAC chip. This means that if the DAC were to receive digital data at two different data rates, that are not necessarily divisible into the master clock (or more generally, digital data at a rate that is not integrally divisible into the master clock), there must be two different frequency master clocks available for clocking the DAC (or more generally, there must be a master clock that has an integer relationship with the data rate of the incoming digital data available to clock the DAC).
Another problem with conventional DACs is that they typically are not designed to be clocked by an externally supplied clock signal. The components of the DAC are typically optimized to operate at the clock frequency determined by the master clock on the DAC chip. This leads to the additional limitation that some DACs cannot lock to and operate at some externally supplied clock signal. Therefore, if there are any changes in the digital data rate, since the incoming digital data stream and the master clock for the DAC are not necessarily related to each other, and changes in the relative frequencies of the data rate and the master clock can disrupt the entire digital to analog conversion process.
Therefore, an object of the present invention is to provide a method and apparatus for performing digital to analog conversion using nonuniform sampling (i.e., variable temporal spacing of the sampling point
REFERENCES:
patent: 4179670 (1979-12-01), Kingsbury
patent: 4281318 (1981-07-01), Candy et al.
patent: 4797845 (1989-01-01), Stikvoort
patent: 4953117 (1990-08-01), Lagadec
patent: 4954824 (1990-09-01), Yamada et al.
patent: 4987373 (1991-01-01), Soo
patent: 4990911 (1991-02-01), Fujita et al.
patent: 5075679 (1991-12-01), Gazsi
patent: 5111417 (1992-05-01), Belloc et al.
patent: 5119093 (1992-06-01), Vogt et al.
patent: 5121065 (1992-06-01), Wagner
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5204827 (1993-04-01), Fujita et al.
patent: 5227787 (1993-07-01), Kurashina
patent: 5313205 (1994-05-01), Wilson
patent: 5353026 (1994-10-01), Wilson
International Search Report from International Application PCT/US94/10268, filed Sep. 13, 1994.
International Search Report from International Application PCT/US94/10269, filed Sep. 13, 1994.
International Search Report from International Application PCT/US95/03739, filed Mar. 23, 1995.
J. Janssen, et al. A New Principle/IC for Audio Sampling Rate Conversion, presented at the 96th Convention, Feb. 26, 1994-Mar. 1, 1994.
Richard J. Higgins, Digital Signal Processing in VLSI, Prentice Hall, Englewood Cliffs, NJ 07632, 1990, pp. 29-31.
Douglas F. Elliott, et al, Fast Transforms, Algorithms, Analyses, Applications, 1982, Academic Press, p. 13.
Paul J. Hurst, et al. A Programmable Clock Generator Using Noise Shaping and Its Application in a Switched-Capacitor Filter, Solid State Circuits Research Laboratory, Dept. of Electrical and Computer Engineering, University of California, Davis (two pages), no date of reference available.
Electronique, No. 24, Jan. 1993, Paris, France, pp. 42-44, Trazeguet, H., "Les CAN Delta-Sigma Deviennent Programmables".
Patent Abstracts of Japan, vol. 003, No. 018 (E-091) Feb. 16, 1979 & JP-A-53147409 (Fujitsu Ltd.) Dec. 22, 1978.
IEEE Transactions On Instrumentation And Measurement, vol. 41, No. 6, 1 Dec. 1992, pp. 868-873, Park S. "Multistage Decimation Filter Design Technique For High-Resolution Sigma-Delta A/D Converters".
IEEE Transactions on Signal Processing, vol. 41, No. 1, 1 Jan. 1993, pp. 131-146, Sathe V. P. et al. "Effects Of Multirate Systems On the Statistical Properties Of Random Signals".
Patent Abstracts of Japan, 3:18 (E-091), Feb. 16, 1979 & JP-A-53147409, Fujitsu Ltd., Dec. 22, 1978.
Trezeguet, H., "Les CAN Delta-Sigma deviennent programmables", Electronique, Paris, France, 24(42-44) 1993.
Cellini Ronald A.
Sobol James M.
Wilson James
LandOfFree
Digital to analog conversion using nonuniform sample rates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital to analog conversion using nonuniform sample rates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital to analog conversion using nonuniform sample rates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-345712