Digital time division multiplex system and method of controlling

Details Digital time division multiplex system and method of controlling Digital time division multiplex system and method of controlling

1988-02-04

1990-04-10

Orsino, Joseph A.

Multiplex communications

Wide area network

Packet switching

3701101, H04J 322

Patent

active

049166930

ABSTRACT:
A time division multiplex system adaptable for branching services, which includes a predetermined level code generator for generating a signal of the same level and a switching unit for switching between the predetermined level signal and a signal to be multiplexed. The channel bit group number allotted to each channel is changed with time. For signals of transmission speeds above 64 Kb/s, a plurality of time slots are used to form a single channel to thereby accommodate branching services in octet units.

REFERENCES:
patent: 4477898 (1984-10-01), Cholat-Namy
patent: 4481626 (1984-11-01), Boggs et al.
patent: 4698801 (1987-10-01), Hatano et al.
patent: 4764921 (1988-08-01), Graves et al.
"The Present Condition of Time Division Multiplexer," Jul. '86, Nikkei Datapro-Datacomm., Nikkei McGraw Hill.

Affiliated with

Also associated with

Rating

Digital time division multiplex system and method of controlling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital time division multiplex system and method of controlling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital time division multiplex system and method of controlling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2304728