Digital simulator circuit modifier, network, and method

Details Digital simulator circuit modifier, network, and method Digital simulator circuit modifier, network, and method

1995-06-07

1998-09-08

Teska, Kevin J.

G06F 9455, G06F 1750

Patent

active

058058591

ABSTRACT:
Described is a circuit modifier, network, and method for use with an event-driven digital logic simulator for enforcing consistent evaluation of input pin changes at state elements. The invention automatically interposes a fictitious 0-delay defer agent or processor, at the input pin to state elements such as D Flip-Flops. The interposition of the defer agent is handled by the simulator as follows. Defer agents schedule events related to input state changes on a special time or task queue which is not processed until after all other events have been executed for the current time, including any extra iterations caused by 0-delay scheduling activity. Defer agents or processors are placed in a simulation network just prior to one or more of the input pins of state elements, the effect of which is to delay events that normally would propagate to the input pin of a state element until all other normal simulation events are processed. Once the normal simulation events have been executed, the defer events are executed which permits the inputs of the state elements to change after other simulation events have been executed, thereby ensuring consistent evaluation of pin changes at state elements.

REFERENCES:
patent: 3902050 (1975-08-01), Schmidt et al.
patent: 4584642 (1986-04-01), Fudanuki
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4677587 (1987-06-01), Zemany, Jr.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 4751637 (1988-06-01), Catlin
patent: 4769817 (1988-09-01), Krohn et al.
patent: 4787061 (1988-11-01), Nei et al.
patent: 4791602 (1988-12-01), Resnik
patent: 4827427 (1989-05-01), Hyduke
patent: 5168455 (1992-12-01), Hooper
patent: 5191541 (1993-03-01), Landman et al.
patent: 5210700 (1993-05-01), Tom
patent: 5253363 (1993-10-01), Hyman
patent: 5272651 (1993-12-01), Bush et al.
patent: 5384720 (1995-01-01), Ku et al.
patent: 5410673 (1995-04-01), Oguri
patent: 5502661 (1996-03-01), Glunz
HAL: A High-Speed Logica Simulation Machine, Koike et al., IEEE, Oct. 1985.
Transition Density, a Stochastic measure of Activity in Digital Circuits, Najm, Farid N., IEEE Design Automation Conference, 1991.
Boolean Matching of Sequential Elements, Krishnamoorthy et al., Synopsys, Inc., 1995.
From Behavior to Structure: High-Level Synthesis, Camposano, IEEE Design and Test of Computers, 1990.
Cycle Simulation Techniques, Palnitkar et al., Sun Microsystems, Inc., 1995.
Compiling Verilog into Timed Finite State Machines, Cheng et al., IEE, 1995 .

Affiliated with

Also associated with

Rating

Digital simulator circuit modifier, network, and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital simulator circuit modifier, network, and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital simulator circuit modifier, network, and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1293676