Dynamic information storage or retrieval – Binary pulse train information signal – Binary signal gain processing
Patent
1986-03-31
1987-12-15
Canney, Vincent P.
Dynamic information storage or retrieval
Binary pulse train information signal
Binary signal gain processing
360 51, G11B 576, G11B 509
Patent
active
047138025
ABSTRACT:
A digital signal reproducing circuit for correcting phase errors of digital signals, and for synchronizing a bit synchronizing clock to the digital signal, including at least a PLL circuit connected to a wave-shaping circuit, a pattern detector connected to the PLL circuit for detecting the specified signal patterns of the digital signal, and a circuit for detecting the phase errors of the inputted digital signals and correcting properly the digital signals after the specified signal pattern are detected by the pattern detector.
REFERENCES:
patent: 4495474 (1985-01-01), Nishikawa et al.
patent: 4504960 (1985-03-01), Yamada
patent: 4583211 (1986-04-01), Nishikawa et al.
Kobata Hiroshi
Kojima Tadashi
Canney Vincent P.
Kabushiki Kaisha Toshiba
LandOfFree
Digital signal reproducing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal reproducing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal reproducing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1224461