Boots – shoes – and leggings
Patent
1992-09-30
1994-07-26
Malzahn, David H.
Boots, shoes, and leggings
364707, 36472416, G06F 752
Patent
active
053331192
ABSTRACT:
A digital signal processor including a digital FIR filter and memory for storing filter coefficients operates at a reduced power level by using array multipliers that calculate partial products only when the partial products in a preceding row of the array have stabilized. The dynamic CMOS adder arrays in each multiplier are triggered to perform their evaluations only after predetermined time periods have elapsed, which are sufficient to permit the preceding row to stabilize. Coefficients are addressed from the memory using low-power addressing circuits, such as a Gray code counter or a one-bit wide circular shift register, so that the overall digital signal processor consumes a reduced amount of power during memory addressing.
REFERENCES:
patent: 3535498 (1967-05-01), Smith, Jr.
patent: 4121295 (1978-10-01), Witt
patent: 4168530 (1979-09-01), Gajski et al.
patent: 4441158 (1984-04-01), Kanuma
patent: 4598382 (1986-07-01), Sato
patent: 4745570 (1988-05-01), Diedrich et al.
patent: 4748584 (1988-05-01), Noda
patent: 4809212 (1989-02-01), New et al.
patent: 4910701 (1990-03-01), Gibbons et al.
patent: 4982355 (1991-01-01), Nishimura et al.
patent: 5060183 (1991-10-01), Sakashita et al.
Raatz Donovan L.
Sobelman Gerald E.
Maioli Jay H.
Malzahn David H.
Regents of the University of Minnesota
LandOfFree
Digital signal processor with delayed-evaluation array multiplie does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor with delayed-evaluation array multiplie, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor with delayed-evaluation array multiplie will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1056277