Multiplex communications – Wide area network – Packet switching
Patent
1991-12-19
1993-10-05
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 581, 370 857, 3701103, 364131, 364136, H04J 300
Patent
active
052512088
ABSTRACT:
An arrangement where a plurality of digital signal processors cooperate in the performance of a digital signal processing function. The processors are interconnected by means of a synchronous network which provides time division multiplexed communication links between processors for communicating intermediate processing results therebetween. The synchronous network includes a plurality of port circuits each associated with one of the processors. The network generates timing signals defining frames of time slots and defining superframes comprising N frames. Each port circuit can control the transmission of digital data from a memory of its associated processor during M1 time slots of each superframe. Each port circuit can also control the writing of digital data to its associated processor during M2 time slots of each superframe. The value of N, the number of frames per superframe, is programmable. The values of M1 and M2 are also programmable for each port circuit.
REFERENCES:
patent: 4733390 (1988-03-01), Shirakawa et al.
patent: 4968977 (1990-11-01), Chinnaswamy et al.
The Bell System Technical Journal, vol. 60, No. 7, Part 2, Sep. 1981 whole book.
Canniff Ronald J.
Chao Philip C.
Matten Alan H.
Stroud Charles E.
AT&T Bell Laboratories
Blum Russell W.
Olms Douglas W.
Watland Ross T.
LandOfFree
Digital signal processor synchronous network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor synchronous network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor synchronous network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1010849