Pulse or digital communications – Synchronizers – Network synchronizing more than two stations
Patent
1993-01-06
1995-12-05
Chin, Stephen
Pulse or digital communications
Synchronizers
Network synchronizing more than two stations
375355, 375357, 370108, 455 512, 455561, 455334, 364723, 379 59, 348518, 348538, 327161, 327261, 327276, H04L 700
Patent
active
054736382
ABSTRACT:
A method and apparatus provide an equalization time delay to synchronize a plurality of paging transmitters in a simulcast paging system. A delay equalization circuit (41 ) appropriate for use with an analog input signal includes a coder/decoder (CODEC) (50) and a digital signal processor (DSP) (58). An analog input signal is digitized or sampled by an analog-to-digital converter (ADC) in the CODEC, producing corresponding digital values that are input to the DSP. The DSP employs a selected finite impulse filter to interpolate between the sampled digital values from the CODEC to provide enhanced resolution in delaying a signal output that is output. The DSP determines a major sample index and an interpolated filter index to achieve the desired equalization time delay. These variables define two delay intervals that are combined to provide the required equalization time delay. As each sampled digital value is produced, the delayed value is output and converted by a digital-to-analog converter (DAC) 54 in the CODEC to an analog signal having the corresponding required delay. By thus providing the appropriate equalization time delay to the signal transmitted by each paging transmitter in a simulcast paging system 20, differences in the time required for the analog signal to propagate from a paging terminal to each paging transmitter are compensated, thereby substantially eliminating phase interference in overlap zones of the paging transmitters.
REFERENCES:
patent: 4255814 (1981-03-01), Osborn
patent: 4439046 (1984-03-01), Hoppe
patent: 4453259 (1984-06-01), Miller
patent: 4472802 (1984-09-01), Pin et al.
patent: 4481647 (1984-11-01), Gomkert et al.
patent: 4626217 (1986-12-01), Tardif et al.
patent: 4696051 (1987-09-01), Breeden
patent: 4696052 (1987-09-01), Breeden
patent: 4718109 (1988-01-01), Breeden et al.
patent: 4719375 (1988-01-01), Martin
patent: 4807257 (1989-02-01), Schouhamer Immink et al.
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 5031230 (1991-07-01), Sandahl et al.
patent: 5038403 (1991-08-01), Leitch
patent: 5060240 (1991-10-01), Erickson et al.
patent: 5172396 (1992-12-01), Rose, Jr. et al.
patent: 5245647 (1993-09-01), Grouffal et al.
patent: 5245667 (1993-09-01), Lew
patent: 5257404 (1993-10-01), Goreham et al.
Marchetto Robert F.
Stewart Todd A.
Chin Stephen
Glenayre Electronics, Inc.
Le Amanda T.
LandOfFree
Digital signal processor delay equalization for use in a paging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor delay equalization for use in a paging , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor delay equalization for use in a paging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1379769