1995-07-11
1998-05-12
Bowler, Alyssa H.
39580001, 395381, 395561, G06F 900
Patent
active
057520739
ABSTRACT:
A digital signal processing architecture is inherently cyclical in nature, by providing a timer which can be programmed to reset the processor and return to the first instruction periodically, typically once each sample of the input sample stream. Pipeline operation is enhanced through the use of a double buffering system in which operands are latched into the first stage of a double buffer as soon as they are ready, but they are transferred to the second stage only when the last-ready operand is available and the computation unit is ready to receive the operands. The computation unit receives the operands in the second stage of the buffers. The processor communicates with an external unit via a random access memory and a plurality of FIFOs. Each FIFO is associated with a respective location in the random access memory. Whenever the processor retrieves a value from one of these locations in the random access memory, control means automatically refills that location from the corresponding FIFO. Similarly, whenever the processor writes data to one of the locations corresponding to an output FIFO, control means automatically recognizes that and copies the data into the corresponding output FIFO. Output FIFO writes may be emulated by an address latch and a data latch in a path to the FIFOs. The processor also includes instructions with a "write-back" bit, a novel register addressing mode, a "branch from" instruction, an invisible move function, and an operand mask register.
REFERENCES:
patent: 3900886 (1975-08-01), Coyle et al.
patent: 3909789 (1975-09-01), Hotley et al.
patent: 4079454 (1978-03-01), Sorenson et al.
patent: 4149184 (1979-04-01), Giddings et al.
patent: 4219877 (1980-08-01), Vladimirov et al.
patent: 4243984 (1981-01-01), Ackley et al.
patent: 4247106 (1981-01-01), Jeffers et al.
patent: 4338661 (1982-07-01), Tredennick et al.
patent: 4418993 (1983-12-01), Lipton
patent: 4472037 (1984-09-01), Lipton
patent: 4521014 (1985-06-01), Sitrick
patent: 4521770 (1985-06-01), Rhyne
patent: 4523226 (1985-06-01), Lipton et al.
patent: 4562463 (1985-12-01), Lipton
patent: 4572509 (1986-02-01), Sitrick
patent: 4580782 (1986-04-01), Ochi
patent: 4583117 (1986-04-01), Lipton et al.
patent: 4635516 (1987-01-01), Giannini et al.
patent: 4674051 (1987-06-01), Fischer
patent: 4731848 (1988-03-01), Kendall et al.
patent: 4754270 (1988-06-01), Murauchi
patent: 4771279 (1988-09-01), Hannah
patent: 4772882 (1988-09-01), Mical
patent: 4785393 (1988-11-01), Chu et al.
patent: 4792850 (1988-12-01), Liptoh et al.
patent: 4805098 (1989-02-01), Mills, Jr. et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4817149 (1989-03-01), Myers
patent: 4824106 (1989-04-01), Ueda et al.
patent: 4827249 (1989-05-01), Chauvel et al.
patent: 4847604 (1989-07-01), Doyle
patent: 4847608 (1989-07-01), Bouron
patent: 4857901 (1989-08-01), Lathrop
patent: 4879676 (1989-11-01), Hansen
patent: 4884876 (1989-12-01), Lipton et al.
patent: 4908858 (1990-03-01), Ohno
patent: 4918434 (1990-04-01), Ueda et al.
patent: 4918436 (1990-04-01), Johary
patent: 4931751 (1990-06-01), Keller et al.
patent: 4939672 (1990-07-01), Meadows
patent: 4945479 (1990-07-01), Rusterholz et al.
patent: 4951230 (1990-08-01), Dalrymple et al.
patent: 4951232 (1990-08-01), Hannah
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 4960384 (1990-10-01), Singer et al.
patent: 4967268 (1990-10-01), Lipton et al.
patent: 4969647 (1990-11-01), Mical et al.
patent: 4974187 (1990-11-01), Lawton
patent: 4979033 (1990-12-01), Stephens et al.
patent: 4982342 (1991-01-01), Moribe et al.
patent: 4988892 (1991-01-01), Needle
patent: 5014134 (1991-05-01), Lawton et al.
patent: 5027270 (1991-06-01), Riordan et al.
patent: 5038297 (1991-08-01), Hannah
patent: 5046097 (1991-09-01), Lowe et al.
patent: 5051737 (1991-09-01), Akeley et al.
patent: 5063441 (1991-11-01), Lipton et al.
patent: 5068911 (1991-11-01), Resnikoff et al.
patent: 5070479 (1991-12-01), Nakagawa
patent: 5073964 (1991-12-01), Resnikoff
patent: 5075842 (1991-12-01), Lai
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5081645 (1992-01-01), Resnikoff et al.
patent: 5091717 (1992-02-01), Carrie et al.
patent: 5091720 (1992-02-01), Wood
patent: 5101446 (1992-03-01), Resnikoff et al.
patent: 5113285 (1992-05-01), Franklin et al.
patent: 5113490 (1992-05-01), Winget
patent: 5121191 (1992-06-01), Cassereau et al.
patent: 5125671 (1992-06-01), Ueda et al.
patent: 5155768 (1992-10-01), Matsuhara
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5235677 (1993-08-01), Needle et al.
Intel Corporation, "82750DB Display Processor", Specification (Feb. 1991), pp. 1-1 thru 1-56.
Intel Corporation, "82750PB Pixel Processor", Specification (Feb. 1991), pp. 1-57 thru 1-119.
Intel Corporation, "The 2920 Analog Signal Processor Design Handbook", Aug. 1980, chaps, 1, 3, 6 and 7.
AT&T Microelectronics, "AT&T DSP3210 Digital Signal Processor--The Multimedia Solution", Data Sheet, Mar. 1993.
Commodore-Amiga, Inc., "Amiga Hardware Reference Manual", Chap. 5, Audio Hardware, Addison-Wesley Publishing Company, Inc. (1991).
Clark, R. Lawrence, "a Linguistic Contribution to GOTO-less Programming", Datamation (Dec. 1973), vol. 19, No. 12, pp. 62-63.
Motorola, Inc., "DSP56000/DSP56001 Digital Signal Processor User's Manual" (1990).
Mano, Computer Engineering: Hardware Design, Prentice-Hall Inc., 1988 pp. 338-346.
Gray, III Donald M.
Needle David L.
Bowler Alyssa H.
Cagent Technologies, Inc.
Davis Walter D.
LandOfFree
Digital signal processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital signal processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-995045