Digital signal delay circuit

Details Digital signal delay circuit Digital signal delay circuit

1985-01-24

1986-12-02

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307595, 307602, H03K 513, H03K 5159

Patent

active

046267166

ABSTRACT:
A digital signal delay circuit which delays a plurality of digital input signals by a use of a single delay device group and a plurality of delay sections is disclosed. The delay device group generates a plurality of different phase clock signals. Each of the delay sections includes selection means for selecting one of the clock signals from the delay device group and latch means for latching the digital input signal in response to the output signal from the selection means. The output signal from the latch means is the delayed input signal, and a delay time is controlled by the selection means. The delay device group is used in common for the plurality of delay sections, so that the digital signal delay circuit is simple and inexpensive in construction.

REFERENCES:
patent: 3443070 (1969-05-01), Derby et al.
patent: 3675049 (1972-07-01), Haven
patent: 4504749 (1985-03-01), Yoshida

Affiliated with

Also associated with

Rating

Digital signal delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2294457