Communications: electrical – Digital comparator systems
Patent
1980-12-05
1983-09-13
Atkinson, Charles E.
Communications: electrical
Digital comparator systems
364900, G06F 702
Patent
active
044045425
ABSTRACT:
A system for detecting the successful detection of a known serial data sequence of L bits. The system comprises clock pulse generating means for generating a train of clock pulses at a rate f.sub.c, shift register means having N stages each with an output terminal for serially receiving said data sequence at said clock pulse rate fc and for supplying the contents of each stage to the output terminal thereof, and memory means having at least M output terminals, N+M input terminals, and X memory locations each accessable by a predetermined address supplied to said input N+M terminals to supply the contents of said memory location to said M output terminals. Further provided is a latch having at least M input and output terminals and responsive to the signals on the M output terminals of said memory means to supply such signals back to the M input terminals of said memory means a time interval .DELTA. after the entering of a bit of said serial data sequence into said shift register means, where .DELTA.<1/f.sub.c. The contents of said memory locations are selected to advance through a first predetermined sequence of binary patterns when addressed by a second predetermined sequence of M+N addresses; The memory means is responsive to addresses formed by said first predetermined sequences of binary patterns and the coinciding data sequence contained in said shift register means to continue outputting said first predetermined sequence of binary patterns until said serial data sequence is completely received.
REFERENCES:
patent: 3334335 (1967-01-01), Brick et al.
patent: 3493929 (1970-03-01), Webb
patent: 3849762 (1974-11-01), Fujimoto et al.
patent: 3942152 (1976-03-01), Pettersson
patent: 4016368 (1977-04-01), Apple, Jr.
patent: 4047153 (1977-09-01), Thirion
patent: 4053871 (1977-10-01), Vidalin et al.
patent: 4061998 (1977-12-01), Ito
patent: 4100532 (1978-07-01), Farnbach
patent: 4109141 (1978-08-01), Sasaki
patent: 4110737 (1978-08-01), Fahey
patent: 4151511 (1979-04-01), Breikss
patent: 4192966 (1980-03-01), Mayer
patent: 4246569 (1981-01-01), Baldwin et al.
R. J. Galpin, Digital Synchronizer, IBM Technical Disclosure Bulletin, vol. 15, No. 1, Jun. 1972, pp. 81-83.
Atkinson Charles E.
Phillion D. W.
RCA Corporation
Tripoli J. S.
LandOfFree
Digital sequence detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital sequence detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital sequence detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1732613