Digital regulation circuit

Details Digital regulation circuit Digital regulation circuit

2002-12-23

2004-10-05

Nguyen, Matthew V. (Department: 2838)

Static information storage and retrieval

Powering

Reexamination Certificate

active

06801470

ABSTRACT:

To prolong battery life, low power standby modes have been incorporated into processors to conserve power in portable computers and hand held wireless communication devices. This low power standby or drowsy mode may use analog circuitry to raise the back bias potential V
SS
that is supplied to source terminals of N-channel transistors. The increased V
SS
operating voltage above ground produces a reverse body bias that increases the threshold voltage of these N-channel transistors. In order to lower the source-to-drain leakage currents in the drowsy mode, the N-well regions of P-channel transistors may also receive a raised bias that provides a higher threshold voltage.
There is a continuing need for better ways to provide flexibility for operating a microprocessor or other digital circuits while preserving low power operation and the stability of any embedded devices.


REFERENCES:
patent: 5367655 (1994-11-01), Grossman et al.
patent: 6515921 (2003-02-01), Koshikawa
patent: 6560729 (2003-05-01), Anuntapong et al.
patent: 6717850 (2004-04-01), Li et al.

Affiliated with

Also associated with

Rating

Digital regulation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital regulation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital regulation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3319548