Digital processor clock circuit

Details Digital processor clock circuit Digital processor clock circuit

1990-05-31

1993-09-21

Fleming, Michael R.

Boots, shoes, and leggings

395550, 364DIG1, 3642434, 3642514, 364260, 3642601, 3642602, 3642702, 3642709, 3642715, G06F 1300

Patent

active

052476367

ABSTRACT:
A clock circuit (12) normally couples clock pulses to a microprocessor (11), which is capable of accessing memory devices (13,14) having different access times. Access of a "slow" memory device 14 is detected by the clock circuit, and in response thereto, one or more clock pulses are not coupled to the microprocessor. This suspends operation of the microprocessor for a suitable amount of time so that the microprocessor reads valid data from the slow memory device. The number of clock pulses blocked from reaching the microprocessor can be set in a delay circuit (28) in the clock circuit.

REFERENCES:
patent: 3941989 (1976-03-01), McLaughlin et al.
patent: 3984812 (1976-10-01), Dahlberg et al.
patent: 4095265 (1978-06-01), Vrba
patent: 4153941 (1979-05-01), Caddell
patent: 4191998 (1980-03-01), Carmody
patent: 4217637 (1980-08-01), Faulkner et al.
patent: 4282572 (1981-08-01), Moore, III et al.
patent: 4435757 (1984-03-01), Pross, Jr.
patent: 4486833 (1984-12-01), Daudelin
patent: 4507732 (1985-03-01), Catiller et al.
patent: 4523274 (1985-06-01), Fukunaga et al.
patent: 4546269 (1985-10-01), Johnson
patent: 4631659 (1986-12-01), Hayn, II et al.
patent: 4636656 (1987-01-01), Snowden et al.
patent: 4727491 (1988-02-01), Culley
patent: 4794523 (1988-12-01), Adan et al.
patent: 4835681 (1989-05-01), Culley
patent: 4839796 (1989-06-01), Rorden et al.
patent: 4918586 (1990-04-01), Niimura et al.
patent: 4972518 (1990-11-01), Matsuo
patent: 4981296 (1991-01-01), Shiraishi et al.
patent: 5018168 (1991-05-01), Matsuoka
patent: 5034917 (1991-07-01), Bland et al.
patent: 5043943 (1991-08-01), Crisp et al.
Patent Abstracts of Japan, vol. 13, No. 149 (P-855) (3497) 12 Apr. 1989 & JP-A-63 311 533 (Mitsubishi Electric Corp.) 20 Dec. 1989 *abstract*.
Patent Abstracts of Japan, vol. 8, No. 1 (P-246) (1438) 6 Jan. 1984 & JP-A58 165 125 (Hitachi Seisakusho K. K.) 30 Sep. 1983 *abstract*.
Electronic Design. vol. 31, No. 17, 18 Aug. 1983, Waseca, MN, Denville, NJ, USA, pp. 228-230; Sundararajan et al.: "Multiple-wait-state generator handles slow peripherals" *the whole document*.
IBM Technical Disclosure Bulletin, vol. 23, No. 3, Aug. 1980, New York, U.S., p. 984; Buonomo et al.: "microprocessor bus cycle stretcher" *the whole document*.
Patent Abstracts of Japan, vol. 7, No. 75 (P-187) (1220) 29 Mar. 1983 & JA-A58 004 468 (Sharp K. K.) 11 Jan. 1983 *abstract*.
Patent Abstracts of Japan, vol. 12, No. 43 (P-664) (2890) 9 Feb. 1988 & JP-A-62 191 961 (Seiko Epson Corp.) 22 Aug. 1987 *abstract*.
IBM Tech. Disclosure Bulletin, vol. 31, No. 12, May 1989, p. 116, "Variable Duration Microprocessor Clock Generation".

Affiliated with

Also associated with

Rating

Digital processor clock circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital processor clock circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital processor clock circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1056968