Data processing: software development – installation – and managem – Software program development tool – Managing software components
Reexamination Certificate
2007-02-13
2007-02-13
Chaki, Kakali (Department: 2193)
Data processing: software development, installation, and managem
Software program development tool
Managing software components
C717S121000
Reexamination Certificate
active
10342888
ABSTRACT:
A system whereby a data flow language written in relatively high-level description is compiled to a hardware definition. The hardware definition is then used to configure data flow in a target processing system at execution time, or run time. In a preferred embodiment, the target processing system includes a Reduced-Instruction Set Computer (RISC) processor in communication with a finite state machine (FSM), shared memory, on-board memory, and other resources. The FSM is primarily used for accelerating matrix operations and is considered the target machine to be configured according to the dataflow definition. The RISC processor serves as a co-processor to an external central processing unit (CPU) that is a host processor for executing application code. Other embodiments can use aspects of the invention in any other processing architecture. A dataflow language is used to define interconnections among hardware elements in the matrix datapath and controlled by FSM at run time and, thus, to determine hardware functionality at run time. The interconnectivity between the matrix datapath components, elements or resources, is capable of changing every clock cycle to optimize preferred calculations. The dataflow language is used to describe the optimized functions to an application programmer. The dataflow language is also compiled to a hardware definition that is used to create aspects of the desired functionality in silicon.
REFERENCES:
patent: 5842017 (1998-11-01), Hookway et al.
patent: 6078745 (2000-06-01), De Greef et al.
patent: 6091897 (2000-07-01), Yates et al.
patent: 6226789 (2001-05-01), Tye et al.
patent: 6502237 (2002-12-01), Yates et al.
Chuang Dan
Fang Che
Wu Bicheng William
Francis Mark P.
NVidia Corporation
Patterson & Sheridan L.L.P.
LandOfFree
Digital processing architecture using compiled dataflow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital processing architecture using compiled dataflow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital processing architecture using compiled dataflow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3821556