Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1977-11-21
1980-03-18
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307207, 307270, 307DIG5, 365230, H03K 1908, H03K 1920, G11C 800
Patent
active
041941306
ABSTRACT:
A digital memory array address predecoder is provided in combination with an address decoder. The predecoder permits a reduction in the number of transistors used in the decoder thereby maximizing the utilization of silicon area of an integrated circuit memory. This invention has particular application to a MOS integrated circuit decoder.
REFERENCES:
patent: 3611437 (1971-10-01), Varadi et al.
patent: 3685027 (1972-08-01), Allen
patent: 3691534 (1972-09-01), Varadi et al.
patent: 3778784 (1973-12-01), Karp et al.
patent: 3900837 (1975-08-01), Hunter
patent: 3940747 (1976-02-01), Kuo et al.
patent: 3962686 (1976-06-01), Matsue et al.
patent: 4027174 (1977-05-01), Ogata
patent: 4042915 (1977-08-01), Reed
patent: 4104735 (1978-08-01), Hoffmann et al.
Radzik, "Multiple Image Read-Only Storage"; IBM Tech. Discl. Bull.; vol. 14, No. 12, pp. 3737-3738; 5/1972.
Anagnos Larry N.
Barbee Joe E.
Motorola Inc.
LandOfFree
Digital predecoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital predecoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital predecoding system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1125477