Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2009-04-29
2011-12-13
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000
Reexamination Certificate
active
08076960
ABSTRACT:
A digital phase-locked loop (DPLL) supporting two-point modulation is described. In one design, the DPLL includes a phase-to-digital converter and a loop filter operating in a loop, a first processing unit for a lowpass modulation path, and a second processing unit for a highpass modulation path. The first processing unit receives an input modulating signal and provides a first modulating signal to a first point inside the loop after the phase-to-digital converter and prior to the loop filter. The second processing unit receives the input modulating signal and provides a second modulating signal to a second point inside the loop after the loop filter. The first processing unit may include an accumulator that accumulates the input modulating signal to convert frequency to phase. The second processing unit may include a scaling unit that scales the input modulating signal with a variable gain.
REFERENCES:
patent: 6700447 (2004-03-01), Nilsson
patent: 6809598 (2004-10-01), Staszewski et al.
patent: 7053727 (2006-05-01), Nilsson
patent: 7403750 (2008-07-01), Rosnell et al.
patent: 7443206 (2008-10-01), Fernandez
patent: 7443261 (2008-10-01), Yoshikawa et al.
patent: 7535311 (2009-05-01), Nergis
patent: 2004/0192231 (2004-09-01), Grewing et al.
patent: 2004/0192369 (2004-09-01), Nilsson
patent: 2004/0196924 (2004-10-01), Wilson
patent: 2005/0286562 (2005-12-01), Nakao et al.
patent: 2006/0171495 (2006-08-01), Youssouflan
patent: 2007/0165743 (2007-07-01), McCallister
patent: 2007/0205831 (2007-09-01), Yoshikawa et al.
patent: 2008/0129406 (2008-06-01), Nergis
patent: 2008/0205571 (2008-08-01), Muhammad et al.
patent: 2009/0102564 (2009-04-01), Ballantyne
patent: 2009/0322439 (2009-12-01), Mayer et al.
patent: 2010/0066421 (2010-03-01), Geng et al.
patent: WO2008005853 (2008-01-01), None
International Search Report and Written Opinion—PCT/US2010/033044, International Search Authority—European Patent Office—Oct. 5, 2010.
Partial International Search Report, PCT/US2010/033044—International Search Authority—European Patent Office, Jul. 19, 2010.
Volodymyr Kratyuk et al: “A Design Procedure for All—Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy ”IEEE Transactions on Circuits and Systems 11: Express Briefs, IEEE Service Center, New York, NY, US LNKDD01:10.1109/TCSII .2006.889443, vol . 54, No. 3, Mar. 1, 2007 , pp. 247-251, XP011175096 ISSN: 1057-7130.
Ballantyne Gary J.
Filipovic Daniel F.
Geng Jifeng
Donovan Lincoln
Houston Adam D
QUALCOMM Incorporated
Xu Jiayu
LandOfFree
Digital phase-locked loop with two-point modulation using an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase-locked loop with two-point modulation using an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop with two-point modulation using an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4306511