Digital phase locked loop with closed loop linearization...

Details Digital phase locked loop with closed loop linearization... Digital phase locked loop with closed loop linearization...

2011-08-16

2011-08-16

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000, C327S158000

Reexamination Certificate

active

07999586

ABSTRACT:
Apparatuses, systems, and a method for providing a digital phase-locked loop (PLL) are described. In one embodiment, an apparatus includes an integration-mode phase frequency detector (PFD) that compares a phase and frequency of a reference clock signal to a phase and frequency of a generated feedback clock signal and generates a digitized output signal. A digital loop filter (DLF) receives the digitized output signal and applies a linearization technique to the digitized output signal. The DLF includes a derivative gain unit of a derivative path, a proportional gain unit of a proportional path, and an integral gain unit of an integral path. The derivative path provides a direct proportional feedback loop path to the integration-mode PFD by compensating the integration of an integrator that receives output signals from the paths. The integration-mode PFD can be implemented with a hybrid circuit or a substantially digital circuit.

REFERENCES:
patent: 5412349 (1995-05-01), Young et al.
patent: 5446867 (1995-08-01), Young et al.
patent: 6670833 (2003-12-01), Kurd et al.
patent: 6813111 (2004-11-01), Bhakta et al.
patent: 7272175 (2007-09-01), Kim et al.
patent: 7327174 (2008-02-01), Fan et al.
patent: 7619452 (2009-11-01), Lee et al.
patent: 7738600 (2010-06-01), Kim et al.
patent: 7777576 (2010-08-01), Waheed et al.
patent: 7786913 (2010-08-01), Waheed et al.
patent: 7920081 (2011-04-01), Waheed et al.
patent: 2003/0053564 (2003-03-01), Kim et al.
patent: 2008/0253492 (2008-10-01), Wang et al.
patent: 2008/0315928 (2008-12-01), Waheed et al.
patent: 2009/0276542 (2009-11-01), Aweya et al.
patent: 2009/0325494 (2009-12-01), Staszewski et al.
patent: 2010/0283654 (2010-11-01), Waheed et al.
patent: 2011/0063003 (2011-03-01), Friedman et al.
Da Dalt, Nicola, “A Design-Oriented Study of the Nonlinear Dynamics of Digital Bang-Bang PLLs”,IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 52, No. 1, (Jan. 2005), 21-31.
Rylyakov, A., et al., “Bang-Bang Digital PLLs at 11 and 20GHz with sub-200fs Integrated Jitter for High-Speed Serial Communiction Applications”,IEEE International Solid-State Circuits Conference, ISSCC 2009/Session 5/Potpourri: PLL, Optical, DSL/5.3, (2009), 94.
Staszewski, Robert B., et al., “All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS”,IEEE Journal of Solid-State Circuits, vol. 39, No. 12, (Dec. 2004), 2278-2291.

Affiliated with

Also associated with

Rating

Digital phase locked loop with closed loop linearization... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop with closed loop linearization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop with closed loop linearization... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2693372