Pulse or digital communications – Synchronizers
Reexamination Certificate
2006-11-08
2009-12-22
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Synchronizers
C375S355000, C375S376000, C375S377000, C348S476000
Reexamination Certificate
active
07636409
ABSTRACT:
The present invention relates to a system and method for generating a first clock frequency for a plurality of digital data bursts compressed in time, where each of the plurality of digital data bursts has been multiplexed into one of a plurality of data blocks of higher speed digital data. The system and method includes acquiring the width in data elements of a digital data burst and the width in data elements of a data block of higher speed digital data. The width of one period of a clock pulse is computed at the first clock frequency. A clock pulse is generated at the first clock frequency.
REFERENCES:
patent: 3902007 (1975-08-01), Justice
patent: 4985757 (1991-01-01), Yasuki et al.
patent: 5483538 (1996-01-01), Rainbolt
patent: 5523795 (1996-06-01), Ueda
patent: 5796440 (1998-08-01), Rupinski et al.
patent: 5929921 (1999-07-01), Taniguchi et al.
patent: 6618095 (2003-09-01), Takeuchi et al.
patent: 6724432 (2004-04-01), Grigorian
patent: 2002/0136241 (2002-09-01), Pasqualino et al.
patent: 2002/0163598 (2002-11-01), Pasqualino
patent: 2003/0122931 (2003-07-01), Pasqualino
patent: 2003/0206605 (2003-11-01), Anderson
Bocure Tesfaldet
Broadcom Corporation
McAndrews Held & Malloy Ltd.
Williams Lawrence B
LandOfFree
Digital phase locked loop for regenerating the clock of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase locked loop for regenerating the clock of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop for regenerating the clock of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4128734