Pulse or digital communications – Synchronizers
Reexamination Certificate
2007-01-09
2007-01-09
Tran, Khai (Department: 2611)
Pulse or digital communications
Synchronizers
C375S240000, C375S376000, C375S373000, C382S236000, C327S159000, C370S480000
Reexamination Certificate
active
09915472
ABSTRACT:
The present invention relates to a system and method for generating a first clock frequency for a plurality of digital data bursts compressed in time, where each of the plurality of digital data bursts has been multiplexed into one of a plurality of data blocks of higher speed digital data. The system and method includes acquiring the width in data elements of a digital data burst and the width in data elements of a data block of higher speed digital data. The width of one period of a clock pulse is computed at the first clock frequency. A clock pulse is generated at the first clock frequency.
REFERENCES:
patent: 4339817 (1982-07-01), Hata et al.
patent: 4354274 (1982-10-01), Hughes
patent: 4527145 (1985-07-01), Haussmann et al.
patent: 4658406 (1987-04-01), Pappas
patent: 4953185 (1990-08-01), Goode
patent: 5471508 (1995-11-01), Koslov
patent: 5495512 (1996-02-01), Kovacs et al.
patent: 5500627 (1996-03-01), Hulsing, II
patent: 5506627 (1996-04-01), Ciardi
patent: 5506932 (1996-04-01), Holmes et al.
patent: 5521943 (1996-05-01), Dambacher
patent: 5661425 (1997-08-01), Minoda et al.
patent: 5835498 (1998-11-01), Kim et al.
patent: 5898744 (1999-04-01), Kimbrow et al.
patent: 5937021 (1999-08-01), Pereira et al.
patent: 6078356 (2000-06-01), Jensen
patent: 6091778 (2000-07-01), Sporer et al.
patent: 6151334 (2000-11-01), Kim et al.
patent: 6553088 (2003-04-01), Chen et al.
patent: 6590944 (2003-07-01), Kroeger
patent: 6738610 (2004-05-01), Wildhagen
patent: 0 731 615 (1996-09-01), None
Reynolds, K.Y. et al., “Multiplexing and Demultiplexing Digital Audio and Video In Today's Digital Environment,” SMPTE Journal, SMPTE Inc. Sarsdale, N.Y., vol. 102, No. 10, Oct. 1, 1993, pp. 905-909.
Yoshida, Junko, EE Times, Silicon Image chips add audio support to DVI link, Jan. 18, 2001.
Broadcom Corporation
McAndrews Held & Malloy Ltd.
Tran Khai
Ware Cicely
LandOfFree
Digital phase locked loop for regenerating the clock of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase locked loop for regenerating the clock of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop for regenerating the clock of an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3825201