Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-05-15
2007-05-15
Kinkead, Arnold (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S00100A, C331S034000, C331S017000
Reexamination Certificate
active
10935863
ABSTRACT:
A digital phase-locked loop circuit includes a counter for outputting a count value corresponding to an output frequency outputted by a voltage controlled oscillator in response to a control voltage signal, a comparator for comparing the count value from the counter with a target value associated with a target frequency output and for outputting a comparison signal according to a comparison result therebetween, a digital reference value generator for outputting a digital reference value according to the comparison signal from the comparator and including a register for storing the digital reference value therein, and a digital-to-analog converter for generating the control voltage signal based on the digital reference value received from the digital reference value generator.
REFERENCES:
patent: 6731101 (2004-05-01), Miyagawa et al.
patent: 6809599 (2004-10-01), Shimoda
patent: 2005/0052208 (2005-03-01), Starr
patent: 1205577 (1999-01-01), None
China Office Action issued Jul. 7, 2006.
Chen Chih-Ching
Liao Hsueh-Kun
Lin Chun-Wei
Kinkead Arnold
Mediatek Inc.
Thomas Kayden Horstemeyer & Risley
LandOfFree
Digital phase-locked loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase-locked loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3760043